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ABSTRACT
Monolithic integration of III-V compound semiconductors and Si complementary metal-
oxide-semiconductor (CMOS) enables the creation of advanced circuits with new
functionalities. In order to merge the two technologies, compatible substrate platforms and
processing approaches must be developed.
The Silicon on Lattice Engineered Silicon (SOLES) substrate allows monolithic
integration. It is a Si substrate with embedded III-V template layer, which supports epitaxial III-
V device growth, consistent with present II-V technology. The structure is capped with a
silicon-on-insulator (SOI) layer, which enables processing of CMOS devices.
The processes required for fabricating and utilizing SOLES wafers which have Ge or InP
as the III-V template layers are explored. Allowable thermal budgets are important to consider
because the substrate must withstand the thermal budget of all subsequent device processing
steps. The maximum processing temperature of Ge SOLES is found to be limited by its melting
point. However, Ge diffuses through the buried Si0 2 and must be contained. Solutions include
1) limiting device processing thermal budgets, 2) improving buried silicon dioxide quality and 3)
incorporating a silicon nitride diffusion barrier. InP SOLES substrates are created using wafer
bonding and layer transfer of silicon, SOI and InP-on-Si wafers, established using a two-step
growth method. Two different InP SOLES structures are demonstrated and their allowable
thermal budgets are investigated. The thermal budgets appear to be limited by low quality
silicon dioxide used for wafer bonding.
For ultimate integration, parallel metallization of the III-V and CMOS devices is sought.
A method of making ohmic contact to III-V materials through Si encapsulation layers, using Si
CMOS technology, is established. The metallurgies and electrical characteristics of nickel
silicide structures on Si/III-V films are investigated and the NiSi/Si/III-V structure is found to be
optimal. This structure is composed of a standard NiSi/Si interface and novel Si/III-V interface.
Specific contact resistivity of the double hetero-interface stack can be tuned by controlling Si/III-
V band alignments at the epitaxial growth interface. P-type Si/GaAs interfaces and n-type
Si/InGaAs interfaces create ohmic contacts with the lowest specific contact resistivity and
present viable structures for integration. A Si-encapsulated GaAs/AlGaAs laser with NiSi front-
side contact is demonstrated and confirms the feasibility of these contact structures.
Thesis Supervisor: Eugene A. Fitzgerald
Title: Merton C. Flemings-SMA Professor of Materials Science and Engineering
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List of Figures
Figure 1.1: Lattice constant and energy gap of some semiconductor materials of interest. Note
the 4% lattice mismatch between Si and GaAs and 8% mismatch between Si and InP. GaAs and
Ge are closely lattice matched.
Figure 1.2: A schematic of the Silicon-on-Lattice-Engineered-Silicon (SOLES) structure, a
silicon wafer with embedded III-V template that supports epitaxial compound semiconductor
device growth. The silicon device layer, which enables CMOS device fabrication, is on a buried
oxide (BOX) layer.
Figure 1.3 A general process flow utilizing a (1) SOLES wafer. (2) Si devices are processed on
the top SOI. (3) Windows are etched through the top Si and BOX layer to access the HI-V
template. III-V devices are epitaxially grown up from this III-V template and are encapsulated
with Si to allow transition of the wafers back to a Si fab. (4) Final processing and metallization
of the Si and III-V devices can then be performed in parallel.
Figure 1.4: Cross sectional TEM images of Ge SOLES formed by transferring a Si layer onto a
Ge virtual substrate. In (a), this Ge virtual substrate is on a SiGe compositionally graded buffer'
whereas in (b), the Ge virtual substrate is germanium-on-oxide (Ge-OI).
Figure 2.1: Configuration for making Hall Effect measurements to determine active carrier
concentration in semiconductor films. The resistances, Rhorizonta, (a), and Rverica, (b), are found
using the relation R=V/I.
Figure 2.2: Illustration of gaps in bond interface, showing parameters for Equation 2.10. Figure
17
reproduced from
Figure 2.3: Bond strength of hydrophobic and hydroghilic bonded wafers as a function of bond
strengthening anneal temperature, reproduced from .
Figure 2.4: Schematic of double cantilever test, defining the variables in Equation 2.11.
17Reproduced from
Figure 3.1: Cross-sectional TEM images of Ge-OI SOLES Structure A (a) as-fabricated, (b) after
920±5*C 8.5 hour anneal, and (c) after 940±5*C 8.5 hour anneal. Bond interfaces are indicated
by the white lines. The anneal furnace typically overshoots the temperature by 5*C when
ramping. Adapted from 1.
Figure 3.2: Cross sectional TEM images of Ge-OI SOLES Structures A through D after extended
920±5*C anneal. The approximate positions of the bond interfaces are indicated by the white
lines. For Structure D, a high resolution image of the SiO2/Ge bond interface is shown in the
inset. The feature shown is also present in the as-fabricated samples.
Figure 3.3: Ge concentration profiles in Ge-OI SOLES structures from secondary ion mass
spectroscopy (SIMS). Overlaid on each plot is the SOLES structure, with bond interfaces
9
indicated by dashed lines. In Structure A, Ge concentration profile after 920±54C anneal (black)
and after representative CMOS thermal budget (gray) are shown. In Structures B through D, Ge
concentration profiles in as-fabricated wafers (dashed gray) and after 805±5*C (solid gray),
855±51C (dashed black) and 920±5*C (solid black) anneal are shown.
Figure 3.4: Scanning electron microscopy (SEM) images of InP heterojunction bipolar transistors
(HBT) and Si CMOS fabricated on Ge SOLES substrate, prior to final metallization. Adapted
from 2.
Figure 3.5: Schematic of method used to determine NGe, the total density of Ge atoms diffused,
illustrating Equation 3.1.
Figure 3.6: Ge concentration, N, in the plasma-enhanced chemical vapor deposition (PECVD)
Si0 2 (:/dashed gray), thermal Si0 2 (A/dashed black), SiO 2/SiO 2 bond interface (#/solid gray),
SiO2/Si interface (A/dashed black) and the total concentration of diffused Ge (m/solid black), in
SOLES Structure B.
Figure 3.7: Schematic detailing the relevant Ge fluxes, represented by J, through J7, in SiO2/SiO 2
bonded SOLES wafers.
Figure 3.8: Simulated (solid lines) and experimental (points) data for Ge concentration in SOLES
Structure B after extended anneal at 805±50C, 855±50C and 920±50C.
Figure 3.9: Ge diffusivity, D, in thermal Si0 2 as a function of temperature for SOLES Structures
B (+) and C (0).
Figure 3.10: Schematic of Ge-O diffusion mechanism in Si0 2 matrix. The Ge-O group enters
the Si0 2 matrix and diffuses through the rapid breaking and re-forming of bonds at high
temperatures. Reproduced from 22 .
Figure 3.11: Schematic of immobile GeO2 in the Si0 2 matrix. Ge replaces Si on a Si site.
Figure 3.12: (a) Cross-sectional TEM image of a modified SOLES structure that is capped with a
SiO2/SiNx/SiO2 layer stack and then annealed for 8.5h at 920±50C anneal. (b) SIMS data
showing Ge concentration profile in the structure with 1000A SiNx (black) and 250A SiNx
(gray). Adapted from1 5
Figure 4.1: Schematic of GaAs epitaxy on Group IV substrate, showing anti-phase boundary
(APB) formation at a single atomic layer step in the substrate. Figure reproduced from 53.
Figure 4.2: Schematic of GaAs epitaxy on Group IV substrate, showing that APBs can be
suppressed at double steps in the substrate. Figure adapted from .
Figure 4.3: Schematic of APB annihilation at two closely spaced single steps. Figure adapted
from53
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Figure 4.4: Schematic of a pseudomorphic film, where all strain is accommodated elastically,
and a metamorphic film, where dislocations are generated to relieve strain.
Figure 4.5: Schematic illustrating InP-on-Si films with (a) high threading dislocation density
(TDD) after direct 2-step growth, (b) reduced TDD after thermal cycling and (c) lowest TDD
through use of a compositionally graded buffer
Figure 4.6: Illustration of cubic design space with three variables, A, B and C. A full factorial
experiment results in 8 trials, illustrated by the corners of the cube to the left. Using design of
experiment (DOE) methodology, a set of 4 trials may be implemented to determine main effects.
Two sets of truncated experiments are illustrated by the highlighted corners of the cubes to the
right.
Figure 4.7: Contour map showing thermal cycle temperature and initiation layer thickness values
necessary for low full-width at half-maximum (FWHM) of InP rocking curve. At low thermal
cycle temperatures, thinner initiation layers seem to be preferred. However, at 800*C, there is an
additional local minimum near 600A.
Figure 4.8: The effect of thermal cycle temperature on FWHM of InP rocking curve for each of
seven DOE trial conditions. There is a clear increase in film quality with increasing thermal
cycle temperature.
Figure 4.9: Planview TEM images of InP/Si films with InP film thickness of (a) 1.85um, (b)
3.9um and (c) 4.5um after 800*C thermal cycle.
Figure 4.10: FWHM (m) and TDD (+) for InP films on Si.
Figure 4.11: Schematic of InP/Si SOLES fabrication sequence with an InP/Si substrate as the
handle wafer and an SOI wafer as the donor wafer. (1) PECVD Si0 2 is deposited on the InP/Si
handle wafer, densified and planarized. (2) This handle wafer is then bonded to a thermally
oxidized SOI donor wafer and (3) the Si wafer and BOX layer from the SOI donor are removed
to create the final InP/Si SOLES.
Figure 4.12: Schematic of InP-OI SOLES fabrication sequence with both InP/Si and a thermally
oxidized SOI wafer as donor wafers. A thermally oxidized Si wafer serves as the handle wafer.
(1) PECVD Si0 2 is deposited on the InP/Si donor wafer, densified and planarized. (2) This
substrate is then bonded to a thermally oxidized SOI donor wafer and (3) the Si substrate and Ge
and GaAs initiation layers from the InP/Si donor wafer are removed. PECVD SiO2 is deposited
on the backside of the InP, densified and planarized. (4) This wafer is then bonded to a
thermally oxidized Si handle wafer and (5) Si and BOX layers from the SOI donor wafer are
removed to create the final InP-OI SOLES.
Figure 4.13: (a) Photograph of InP/Si SOLES wafer. The Si0 2 from the SOI donor wafer is still
intact. (b) Cross sectional TEM image of the SOLES structure and (c) the InP film in [220]
diffraction condition. The bond interface is demarked by the white line.
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Figure 4.14: Cross-sectional TEM images of InP-OI SOLES samples. The bond interface is
indicated by the white line. In the left image, the bond interface in the bottom buried Si0 2 layer
cannot be easily seen. However, in a different part of the sample, right, the same bond interface
becomes more apparent.
Figure 4.15: Infrared (IR) camera image 3.85um InP/Si film bonded to SOI wafer. InP film
cracks can be seen in the bonded wafers, as well as voids at the bond interface. A schematic of
the cracks near the wafer edge is also shown.
Figure 4.16: Overlay of bond strength of unannealed wafer pairs and wafer pairs strengthened at
700*C and 8000 C for 4 hours (stars), with literature values for saturated bond strengths.17 Bond
strengths are calculated using the double cantilever method described in Section 2.3. The bond
strength after 4 hour anneal at 700*C, is only a fraction of that after 4 hour anneal at 800*C.
Figure 4.17: Cross-sectional TEM images of Ge and GaAs initiation layers in the InP/Si
structure after (a) 710*C, (b) 810*C and (c, d) 860*C anneal. Maximum temperatures are -5*C
higher due to overshoot during the temperature ramp. For (a), (b), and (c), the delineation
between the InP, GaAs, Ge, Si and diffused layers is shown.
Figure 4.18: Interdiffusivity, D, of Ga-As-In-P (gray) and Ge-Si (black).
Figure 4.19: Cross-sectional TEM and plan view optical microscope images of InP-OI SOLES
as-fabricated and after extended 800±5*C, 850±5*C, 915±5*C and 1000±5'C anneals.
Figure 4.20: Cross-sectional TEM image of InP-OI SOLES after extended 800±5*C anneal
which shows de-bonding at InP/SiO2 interface.
Figure 4.21: Cross-sectional TEM image of InP-OI SOLES after extended 915±5*C anneal
which shows structural change in the Si surface in areas of InP nanoparticle formation.
Figure 4.22: Concentration profiles of In and P in InP-OI SOLES after extended 850±5*C anneal
(gray) and of In after 915±5*C anneal (black).
Figure 5.1: Band diagrams of n-type metal-semiconductor junctions. (a) An ohmic junction
results when Pm< Os. However, (b) surface defects often pin the semiconductor Fermi level, EF,
in the bandgap, creating a barrier to ohmic behavior. Thus (c) tunnel junctions must be made to
obtain ohmic behavior.
Figure 5.2: Schematic of standard transmission line method (TLM) measurement technique for
determining contact resistance, Re. By plotting the total resistance, RT, against distance between
contacts, d, the sheet resistance of the channel, R,, can be determined from the slope divided by
the contact width, Z. Re is twice the y-intercept and the transfer length, LT, is twice the x-
intercept.
Figure 5.3: Schematic of TLM fabrication sequence for (a) NiSi/Si control structures and (b)
NiSi/Si/III-V dual junction structures. (1,2) Mesas and contact areas are defined through etching.
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(3) Front-sides of the wafers are encapsulated in blanket PECVD SiO2 and holes are etched in
the SiO2 to define silicide contact pads. (4) Blanket Ni is e-beam evaporated onto the samples
and the samples are annealed to form nickel silicide in the SiO2 holes. Unreacted Ni is removed
in a wet etch. (5) Finally, e-beam evaporated Al is deposited and patterned.
Figure 5.4: Cross-sectional TEM images of in-situ deposited epitaxial structures of degenerately
doped n- and p-type Si on (a, c) GaAs and (b, d) Ino.53Gao.47As.
Figure 5.5: High resolution TEM (HRTEM) image of Si/GaAs interface showing epitaxial Si on
GaAs growth.
Figure 5.6: Electrical properties of epitaxial Si, GaAs and Ino.53 Gao.4 7As films determined by
Hall Effect measurements: (a) resistivity, (b) mobility and (c) active carrier concentration.
Figure 5.7: Cross-section TEM images and I-V curves of Ni/Si/GaAs with (a) 2:9 Ni:Si, (b) 2:3
Ni:Si and (c) 1:1 Ni:Si thickness ratio after rapid thermal anneal (RTA). Adapted from8 8
Figure 5.8: Concentration profiles of As (black) and Ga (gray) in (a) undoped and (b) n-type Si
grown epitaxially on GaAs. The Si/GaAs interface position is set to zero.
Figure 5.9: SIMS concentration profile of Si in p-type GaAs substrate. The Si/GaAs interface
position is set to zero.
Figure 5.10: X-ray diffraction (XRD) patterns representative of Ni/Si/GaAs with 2:9, 2:3 and 1:1
Ni:Si thickness ratio, annealed between 450*C and 6000C. The tabulated intensities of NiSi
(black) and Ni 2Si (gray) peaks from powder diffraction files are also shown at the bottom. X-ray
peaks found in XRD can be correlated with powder diffraction files to determine the phases
present in each sample.
Figure 5.11: Arsenic (black) and gallium (gray) concentration in Ni/Si/GaAs structure with 2:9
Ni:Si after annealing at 450*C for 5 minutes.
Figure 5.12: Phase evolution of films with 1:1 Ni:Si thickness ratio after RTA. (a) XRD peaks
of silicide films after 450'C, 6000C, and 700*C anneal for 5 minutes, indicating disappearance of
a peak at 33.9* and appearance of a peak at 31.50 between 600'C and 700 C. Overlaid on this
experimental data are tabulated peak positions from powder diffraction files which indicate
possible origins of each peak. Cross sectional TEM images of the films (from bottom to top)
after (b) 450C anneal, (c) 6000C anneal and (d) 700C anneal also reveal that a buried phase
disappears between 600C and 700C. The white line in (b) indicates the original location of the
Si/GaAs interface.
Figure 5.13: Schematic of the interactions which may occur in Ni/Si/GaAs films with 1:1 Ni:Si
ratio with annealing.
Figure 5.14: Arsenic (black) and gallium (gray) concentration in Ni/Si/GaAs structure with 1:1
Ni:Si after annealing at 450*C for 5 minutes.
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Figure 5.15: Specific contact resistivity, pe, of NiSi/Si structures. The implanted Si, left, has
similar carrier concentration as the epitaxially grown n-Si and p-Si, center and right.
Figure 5.16: Apparent pc of NiSi/Si/GaAs structures extracted by using standard TLM
calculations with the dual junction structure. This method obscures pc of the Si/Ill-V junction.
Figure 5.17: Current path and equivalent circuit in the contact edge for (a) NiSi/Si single junction
contact and (b) NiSi/Si/III-V dual junction contact structures. The Si edge that overhangs NiSi
in the NiSi/Si/III-V structure gives rise to many equivalent current paths that must be represented
in the equivalent circuit. This added complexity makes evaluating the dual junction contacts
using the standard TLM method invalid.
Figure 5.18: pc of the Si/III-V junction, as determined by fitting data to an equivalent circuit
model (+) and/or extrapolating contact resistance of samples without a Si edge (w).
Figure 5.19: Possible band diagrams for (a) n-Si/n-GaAs, (b) n-Si/n-InGaAs, (c) p-Si/p-GaAs,
(d) p-Si/p-InGaAs and (e) p-Si/n-GaAs using the electron affinity rule for band alignments. The
gray curves are ideal band diagrams without interface states whereas the black curves show band
bending with the introduction of interface states. EF crosses the energy axis at 0 eV and is
depicted as a dashed line (---).
Figure 5.20: pc as a function of expected depletion width, xd. (a) In gray, Stavitski, et al.'s data
for NiSi/n-Si (A), PtSt/n-Si (o), NiSi/p-Si (A) and PtSi/p-Si (m) contacts are shown with xd
calculated using literature values for the silicide/Si barrier heights. The pc of Si/Ill-V contacts
investigated in this work is also shown (*). xdfor these points are calculated from nextnano
simulations with Fermi level pinning, shown in Figure 5.18. (b) Numerical values for these pc
and xd.
Figure 5.21: Possible band diagrams for (a) p-Si/p-GaAs and (b) p-Si/p-InGaAs taking into
account a 120A layer of n-type GaAs or InGaAs at the Si/Ill-V interface. The gray curve shows
the band diagram without Fermi level pinning whereas the black curve includes Fermi level
pinning. (c) Numerical values for these pc and xd.
Figure 6.1: Schematic of possible interactions between photons and electrons: (a) absorption, (b)
spontaneous emission and (c) stimulated emission.
Figure 6.2: Lattice constant versus energy gap for the AlGaAs system. The energy gap can be
tuned between the GaAs and AlAs lattice constants without altering the lattice constant.
Figure 6.3: Band diagram of a double heterojunction P-i-N structure, with wide bandgap doped
cladding layers and a smaller bandgap intrinsic region. Reproduced from 137
Figure 6.4: Band diagram of a double heterojunction P-i-N structure, with a compositionally
graded region on either side of the intrinsic region. The graded region reduces barriers to carrier
motion when the device is under forward bias. Reproduced from
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Figure 6.5: (a) Aluminum compositions in the GaAs/AlGaAs quantum well (QW) graded index-
separate confinement heterostructure (GRIN-SCH) laser structure and the band diagrams of the
laser with (b) no bias and (c) under 1.4V forward bias, courtesy of K. Mukherjee.
Figure 6.6: Cross sectional TEM image of GaAs/AlGaAs laser structure, clockwise: (a) laser
structure without Si cap (TEM sample preparation courtesy of T. Milakovich), (b) Si cap and (c)
GaAs quantum QW. Epitaxial growth courtesy of K. Mukherjee.
Figure 6.7: Schematic of laser fabrication process for CMOS contact, top, and III-V contact,
bottom, devices. (1) The epitaxially grown devices (2) are patterned to define laser stripes. (3)
SiO2 is used to passivate the devices. (4) Ni is deposited on the Si-capped devices and annealed
to form NiSi. This NiSi is then contacted with Al. TiPtAu is used as the top contact to the HI-V
terminated devices. (5) The GaAs substrates are thinned by polishing and blanket NiGeAu is
deposited for the bottom contact. These wafers are then cleaved to form laser bars.
Figure 6.8: Optical microscope image of cleaved laser bar, showing top contact pad, as well as
the length, L, and width, w, of the devices.
Figure 6.9: A schematic of the laser test set-up.
Figure 6.10: I-V characteristic of GaAs/AlGaAs devices with CMOS (solid black) and III-V
(dashed gray) front-side contact. The series resistance for both devices is 4.4±0.29.
Figure 6.11: Spectra of GaAs/AlGaAs lasers with (a) CMOS contact and (b) III-V contact below
(gray) and above (black) the current threshold required for lasing.
Figure 6.12: The current density, J, versus power of GaAs/AlGaAs lasers with (a) CMOS contact
and (b) III-V contact.
Figure 6.13: Schematic of GaAs/AlGaAs laser, fully integrated with Si CMOS, on the SOLES
substrate.
Figure 6.14: Schematic of (a) SOLES structure with n+Si contact layer integrated into the
substrate and (b) GaAs/AlGaAs laser, fully integrated with Si CMOS, on this SOLES substrate.
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List of Tables
Table 3.1: Specifications and fabrication conditions for Ge-OI SOLES structures investigated in
this work.
Table 3.2: Planar concentration of Ge atoms, NGe, diffused into the top BOX layer. All
concentrations are given in #Ge atoms/cm2 . The error for SIMS is ±20%.
Table 4.1: Summary of DOE trial conditions used for two-step growth of InP-on-Si.
Table 4.2: The DOE input factors used in this work, along with the range tested, resultant P-
value, and optimal setting to minimize FWHM. *Though P-values are not below 0.05, there
appears to be a slight preference for high initiation layer V/HI gas flow ratio. **There is also a
slight preference for low initiation layer thickness, although this effect is complex, as seen in
Figure 4.11.
Table 5.1: Transfer length, LT, and contact resistance normalized by contact width, Re*Z, for
NiSi contacts to III-V films. An apparent Re*Z is listed for the NiSi/Si/III-V dual junctions. LT
and Re*Z are also listed for NiSi/Si and Si/III-V single junctions.
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Chapter 1. Introduction
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1.1 Motivation for Monolithic Integration of CMOS and III-V
Monolithic integration of III-V compound semiconductor devices and Si complementary
metal-oxide semiconductor (CMOS) is the fabrication of III-V and CMOS devices on the same
wafer. Integration has garnered much attention in the semiconductor community because the
different materials systems are best suited for different devices. Si CMOS has dominated logic
and memory circuits, achieving high densities and high degrees of integration. On the other
hand, 111-V materials are advantageous for optoelectronic devices because of their direct
bandgap, as well as for power devices because of their high electron mobility and breakdown
voltages. In an effort to increase the functionality of circuits and truly use the best material for
each device, III-V compound semiconductor materials and silicon must be seamlessly integrated.
Some of the interest in integrating III-V devices with Si comes from integrating the III-V
components directly with their CMOS control circuitry. Advantages are gained through the
more intimate spacing between III-V devices and Si CMOS, minimizing interconnect losses and
post-fabrication packaging complexity. Some of the early adopters of monolithically integrated
II-V and Si might be in the fields of wireless communications, LED printing, and solid state
lighting.
In the wireless communications space, both Si CMOS and III-V materials are already
used in a variety of chips. For instance, a typical cell phone power amplifier module generally
consists of Si CMOS for power management, a radio frequency (RF) switch, the actual power
amplifier, and additional passive components. The power amplifier may be a GaAs
heterojunction bipolar transistor (HBT), which has high power, high breakdown voltage, high
gain and low noise. The strong desire to integrate the various components of the power amplifier
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module has, however, driven the development of silicon-germanium (SiGe) amplifiers. Even
though, as a discrete component, a GaAs HBT may have better device performance than a SiGe
HBT, SiGe amplifiers have become ubiquitous in cell phone technology because they can be
easily integrated with Si CMOS using existing technology. Integrating the best amplifiers with
their Si control circuit would offer all the advantages of integration without any of the
drawbacks, enabling even greater performance enhancement. This idea has been captured in the
International Technology Roadmap for Semiconductors (ITRS) with a section on heterogeneous
integration in "Radio Frequency and Analog/Mixed Signal Technologies for Wireless
Communications" making its debut in 2009.3 Integrating RF components with Si CMOS is also
very attractive in the defense space for similar reasons.
It is also important to integrate Si CMOS with optoelectronics in applications where
precise control of the optical component is critical, such as light emitting diode (LED) printheads
and solid state lighting. LED printheads can be advantageous over their laser counterparts by
offering a simple solid state printing technology without all the mechanical parts required in laser
printers. The result is a more compact printer with higher throughput .8-10 However, CMOS
devices are required to provide a control system to compensate for non-uniformities in the LED
arrays. These CMOS devices are currently connected to the LED technology on a packaging
level, but direct integration would enable much higher LED densities required for very high
quality printing and minimize losses between the Si and III-V.10
Similarly, CMOS controls can compensate for non-uniformities in high-brightness LEDs
used for solid state lighting. With lower energy consumption and higher brightness than
traditional incandescent and compact fluorescents bulbs, solid state lighting has been an area of
high growth in recent years. Lighting consumed 8.8% of residential electricity in the US in
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2001, the last year that statistics are available" and the percentage is even higher in developing
countries. Recent focus on environmental impact ensures that solid state lighting will be an area
of continued growth. Currently, however, precise control of the LED spectrum is difficult due to
processing variation across wafers. The ability to integrate multi-color LEDs with Si CMOS
control circuitry will enable on-chip tuning of light and allow ultimate control.
1.2 Challenges for Monolithic Integration
There are several challenges to integrating III-V and Si materials, the most apparent
being the lattice mismatch between Si and most common III-V materials, as seen in Figure 1.1.
For instance, the lattice mismatch between Si and GaAs is 4% and that between Si and InP is
8%. This amount of lattice mismatch makes direct growth of device quality [II-V materials on Si
extremely challenging. Another key difference between the two materials platforms is the
method of creating and processing the active layers. Si is planar technology. A bare silicon
wafer is masked, doped and lithographically patterned in order to create a high density of
devices. Compound semiconductor technology, on the other hand, is epitaxial. Layers are
grown up from a substrate (possibly using compositional grading to achieve a desired lattice
constant for the final device). Doping is defined during epitaxy and dopants are grown directly
into the III-V epitaxial layers. In contrast to the highly miniaturized high density Si devices, III-
V devices are much larger and tend to be discrete.
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Figure 1.1: Lattice constant and energy gap of some semiconductor materials of interest. Note
the 4% lattice mismatch between Si and GaAs and 8% mismatch between Si and InP. GaAs and
Ge are closely lattice matched.
Several approaches have been devised in order to combat the differences between III-V
and Si technology in order to integrate the two materials platforms. Many groups have
established hybrid integration schemes, in which III-V epitaxial layers, grown on traditional III-
V substrates, are partially processed and then bonded onto (partially) processed Si wafers. Work
in this area includes "traditional" flip-chip (fully processed II-V chiplets are bonded to fully
processed Si wafers or chips) 5 7 , die-to-chip processes (partially processed III-V dies are bonded
to Si wafers and devices are fabricated on both Si and II-V)4" 0 and wafer-to-wafer processes
(full III-V wafers are bonded to full Si wafers, followed by additional patterning and
processing)' 2 . While these hybrid integration schemes provide a near-term solution for
increasing circuit functionality, they have some drawbacks. Alignment between wafers on a sub-
micron scale is extremely difficult. In addition, production scalability may be limiting when
thousands of chiplets must be individually bonded on a substrate.
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The focus of this thesis is on a monolithic approach to integrating III-V compound
semiconductor devices with Si which overcomes the alignment and scalability challenges of
hybrid integration. Our method of monolithic integration not only addresses the substrate and
device integration challenges but goes one step further to use established CMOS technology
whenever possible. The end goal is to take advantage of the large area substrates and economies
of scale present in CMOS infrastructure to create advanced circuits. The desire for true
monolithic integration in a CMOS line poses additional constraints. The substrate must support
both Ill-V and Si device technology, addressing the lattice mismatch while maintaining thermal
budgets acceptable for Si processing. Contact to the III-V devices must be made in a manner
consistent with Si; Au-containing metallurgy must be replaced with standard CMOS metals.
Finally, device fabrication sequences which minimize exposure of the Ill-V material while in the
Si fab must be devised. These considerations will enable integration of III-V and CMOS devices
in a CMOS line with minimal disruption to present CMOS processes.
1.3 Silicon-on-Lattice-Engineered-Silicon (SOLES)
The substrate platform which has been developed for monolithic integration of III-V
compound semiconductor devices with Si CMOS is the Silicon-on-Lattice-Engineered-Silicon
(SOLES) substrate. The SOLES substrate consists of a III-V template layer embedded in a
silicon substrate. The top layers of the substrate consist of a silicon layer on top of a buried
silicon dioxide (BOX) layer. This forms a silicon-on-insulator (SOI) structure, as seen in Figure
1.2, and allows for standard CMOS processing.
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Figure 1.2: A schematic of the Silicon-on-Lattice-Engineered-Silicon (SOLES) structure, a
silicon wafer with embedded III-V template that supports epitaxial compound semiconductor
device growth. The silicon device layer, which enables CMOS device fabrication, is on a buried
oxide (BOX) layer.
The III-V template provides a suitable lattice constant on which III-V devices can be
epitaxially grown and processed. This provides for a truly monolithic LI-V/Si integration
scheme. Note that the bulk substrate is also Si and the III-V template is completely buried,
rendering the substrate essentially a Si wafer.
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Figure 1.3 A general process flow utilizing a (1) SOLES wafer. (2) Si devices are processed on
the top SOI. (3) Windows are etched through the top Si and BOX layer to access the III-V
template. III-V devices are epitaxially grown up from this Ill-V template and are encapsulated
with Si to allow transition of the wafers back to a Si fab. (4) Final processing and metallization
of the Si and Ill-V devices can then be performed in parallel.
27
Figure 1.3 illustrates a typical process flow employing a (1) SOLES wafer. Si CMOS
devices are processed on the SOI layer first because Si processing typically requires higher
thermal budget than is allowable by IH-V materials. Because the 111-V template is completely
buried, Si processing can be performed in a standard Si fab. (3) With CMOS in place, the
SOLES wafer can be transferred to a HI-V facility for III-V device growth. Windows must first
be etched through the top SOI and BOX layers to expose the III-V template. Then III-V device
layers are epitaxially grown in these windows. The advantage of having the IL-V template on a
lower plane than the CMOS is that the thickness of the III-V layers and the thickness of the
SOI/BOX layers can be designed such that the final III-V device is coplanar with Si CMOS. On
top of the LI-V device, a heavily doped Si epitaxial layer which serves two purposes is grown.
First, it encapsulates the HI-V materials so that the SOLES wafer again resembles a Si wafer, and
can be transferred into a Si fab. Second, the heavy doping allows it to be used as a contact layer
to the IL-V device underneath. (4) Finally, the II-V devices and Si CMOS are contacted in
parallel and interconnected.
The first versions of SOLES used an embedded Ge layer as the III-V template. Si device
layers were transferred onto Ge "virtual substrates" which were supported on bulk Si. Ge was
chosen as the template because of its present acceptance in CMOS fabs and its close lattice
match to GaAs. The complete miscibility of the SiGe system and well-established GaAs on Ge
growth procedures' 3 "4 makes it a good transition point between group IV and IL-V materials.
Dohrman, et al. originally created Ge SOLES structures using Ge virtual substrates established
via SiGe compositionally graded buffers, as shown in Figure 1.4a.1 Later, in a more mature
process by SOITEC, the SiGe buffer was eliminated and replaced with germanium-on-insulator
(Ge-OI),2" 5 as shown in Figure 1.4b.
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Figure 1.4: Cross sectional TEM images of Ge SOLES formed by transferring a Si layer onto
a Ge virtual substrate. In (a), this Ge virtual substrate is on a SiGe compositionally graded
buffer' whereas in (b), the Ge virtual substrate is germanium-on-oxide (Ge-OI).
1.4 Organization of the Thesis
This thesis will explore the methods and processes required to fabricate and use the
SOLES substrate for monolithic integration. A thermal budget analysis of the current Ge
SOLES wafers and the processing requirements needed to improve this thermal budget will be
presented. The creation of a next generation SOLES wafer, one with InP layers directly
incorporated as the HI-V template, will be presented and evaluated. Because parallel
interconnection to III-V and Si CMOS devices in the same fab is desired, a method of making
contact to III-V through a Si encapsulation layer will be explored. Finally, a demonstration of a
GaAs/AlGaAs laser, contacted through this Si encapsulation layer, will be presented. With
these three components - substrate, contact and device - in place, full monolithic integration of a
variety of III-V devices with Si should be possible.
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Chapter 2. Materials Growth and Characterization
30
2.1 Metalorganic Chemical Vapor Deposition (MOCVD)
Metalorganic chemical vapor deposition (MOCVD) is chosen as the method for materials
growth because of its high throughput. A typical MOCVD process includes the injection of
hydride and metalorganic precursors over a heated substrate, physical adsorption of the
precursors, decomposition, crystal formation, and desorption of the by-products. The MOCVD
used in this work is a Thomas Swan/Aixtron close-coupled showerhead reactor and is truly
unique because it enables the growth of compound semiconductors and group IV materials in the
same chamber. Silane (SiH4) and germane (GeH4 ) are the precursors for group IV growth and
can be doped with phosphine (PH3) or diborane (B2H6). The precursors for compound
semiconductor growth relevant to this work are trimethylgallium (TMGa), trimethylindium,
(TMI), trimethylaluminum (TMAI), arsine (AsH3 ) and PH3, with dimethylzinc (DMZ) and
disilane (Si 2H6) as the p- and n-type dopants respectively.
The susceptor for the MOCVD can handle wafer sizes from 50mm, which are typical for
III-V materials, up to 200mm, important for integration with Si. In this work, all III-V wafers
are whole or pieces of wafers from a 50mm platform whereas Si wafers are 150mm. Compound
semiconductor substrates are purchased epi-ready from AXT and therefore do not require
cleaning. Si substrates are cleaned with piranha (3:1 H2SO 4 :H20 2) followed by HF dip (10:1 DI
water: HF).
31
2.2 Materials Characterization
Some of the materials characterization methods especially relevant to this work are
transmission electron microscopy (TEM), atomic force microscopy (AFM), x-ray diffraction
(XRD) and secondary ion mass spectroscopy (SIMS). These techniques are employed to
determine the structural features of samples whereas Hall Effect measurements are used to
determine electrical properties. These techniques are briefly explained here before we delve into
the details of this work.
2.2.1 Transmission Electron Microscopy (TEM)
Transmission electron microscopy employs an electron beam focused by a series of
electromagnetic lenses. This beam is transmitted through a very thin sample and can be scattered
or passed through unaffected. The angular distribution of the scattered electrons gives rise to a
diffraction pattern whereas its spatial distribution gives rise to an image.
The diffraction pattern of a sample is extremely important. It gives information about
crystal structure: diffuse rings indicate an amorphous film, sharper rings a polycrystalline film
and a periodic array of spots indicates single crystal film. For a single crystal film, the
diffraction spots allow easy identification of sample orientation with respect to the electron
beam.
TEM images can be formed from mass-thickness contrast, diffraction contrast, or phase
contrast, also known as high resolution TEM (HRTEM). Mass-thickness contrast is used to
image basic film morphologies and structures. It is based on the simple principle that denser,
higher mass (or thicker) areas of a sample will give rise to more scattering of the electron beam
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and therefore appear darker. Mass-thickness contrast is used to determine film thicknesses in
this work. One important consideration for thickness measurements in thin films is the angle
between the sample and electron beam. In this work, proper thickness measurements require
samples to be on the [011] zone axis to avoid distortion.
Diffraction contrast enables imaging of defects. Diffraction contrast images are obtained
by tilting the sample off of the main zone axis to a two beam condition. A [002] beam condition,
with selection of either the transmitted or diffracted beam for bright field or dark field imaging,
respectively, allows the imaging of dislocations and stacking faults. The imaging of these
defects is possible because they cause an imperfection in the crystal lattice which adds an
additional phase factor to the diffracted beam. Using plan view TEM, threading dislocation
densities (TDD) in film surfaces are determined.
HRTEM is used in crystalline samples to observe lattice periodicity. When a sample is
perfectly oriented on a zone axis, columns of atoms line up such that interactions with the
electron beam produce a periodic array of spots that is related to atomic spacing. In this work,
HRTEM is used to determine lattice registration between epitaxially grown thin films. A JEOL
2011 High Contrast Digital TEM is used for most of the TEM imaging work.
2.2.2 Atomic Force Microscopy (AFM)
Atomic force microscopy enables imaging of surfaces. A cantilever is scanned across a
sample surface and the deflection of the cantilever is detected by a laser and position-sensitive
photodiode. In this work, the AFM is operated in tapping mode. A piezo-electric controller
oscillates the cantilever at its resonance frequency and interactions with the sample surface
change this oscillation. Small changes in surface morphology of a sample can therefore be
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determined and step-heights quantified. All root-mean-square (RMS) surface roughness
measurements referred to in this work were determined using a Veeco Metrology Nanoscope IV
Scanned Probe Microscope Controller with Dimension 3100 SPM (LS).
2.2.3 X-ray Diffraction (XRD)
X-ray diffraction is a powerful technique for ascertaining the structure of films. In x-ray
diffraction experiments, an incident x-ray beam is scattered by planes of atoms in a crystal
lattice. As a sample rotates with respect to the x-ray beam in a coupled 20-o scan, where o is
the angle between the incident x-ray tube and sample surface and 20 is the angle between the
detector and incident beam, a scattering angle can be determined. This scattering angle allows
extremely accurate determination of lattice parameter through Bragg's law,
2dsin6 = nA [2.1]
where d is the spacing between lattice planes, 0 is now the scattering angle of the x-ray, n is an
integer and A is the wavelength of the x-ray beam. Because all of the semiconductors used in this
work have [100] orientation (or 6* miscut from [100]), the [004] Bragg reflection enables
determination of the out-of-plane lattice constant. Coupled with the [224] reflection, the in-plane
lattice constant could also be determined. A Bruker HRXRD with Ge 220 detector is used to
precisely determine lattice parameters in single crystal films.
XRD is also used to determine crystal structures for polycrystalline films. A
polycrystalline film contains many different randomly oriented crystallites. So, a 20-o scan of a
polycrystalline film results in Bragg peaks for a variety of different crystal orientations, each
corresponding to a different set of lattice planes. The expected distribution and intensity of
Bragg peaks for perfectly polycrystalline samples can be calculated or determined
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experimentally and are tabulated in a variety of databases. In this work, the Powder Diffraction
File (PDF) database and PANalytical HighScore Plus computer software are used for phase
identification. The PANalytical X'Pert Pro Multipurpose Diffractometer with incident Gobel
mirror and receiving-side parallel plate collimator is used for 20-o scans in phase identification
of polycrystalline samples.
In addition to composition, XRD can also be used to determine film quality. The full-
width at half-maximum (FWHM) of a rocking curve is inversely related to defect density
because defects locally distort the lattice and give rise to x-ray signals that are slightly different
from ideal. The same Bruker HRXRD with Ge 220 detector used for lattice constant
measurements is also used for rocking curve measurements.
2.2.4 Secondary Ion Mass Spectroscopy (SIMS)
Secondary ion mass spectroscopy enables quantification of atomic concentrations in
materials, with resolution down to the le15 or 1e16 cm-3 depending on the element and matrix.
It is therefore routinely used for quantifying dopants and impurities. (However, it cannot give
active carrier concentrations, which must be determined electronically.) In SIMS, a sample
surface is sputtered with an incident ion beam and secondary ions are generated. These
secondary ions are inputted into a mass spectrometer, which determines their atomic mass and
therefore composition. Because samples are physically sputtered, SIMS gives impurity
concentrations as a function of depth. SIMS does have certain limitations, however. For
instance, high concentrations of a species in layers closer to the top of the film can create a
"knock-in" effect for layers underneath, suggesting spuriously-high concentrations and distorting
quantification of the species.
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In addition, samples with thick insulating layers may experience charge build-up, which
diverts the incident ion beam. In this work, special procedures are implemented in order to
combat charging effects in SOLES samples with thick SiO2. The samples are polished from the
backside to reduce the thickness of the SiO2 and then Au is deposited on the polished surface.
The combination of a thinner insulator and conductive coating reduces charging effects and
enables SIMS measurement of impurities. Evans Analytical Group performed the SIMS
measurements used in this work.
2.2.5 Hall Effect
Hall Effect measurements are conducted in order to determine active carrier
concentrations in doped films. In p-type GaAs samples, zinc (p-type) dopant concentrations
obtained from SIMS agrees with carrier concentrations from Hall Effect measurements.
However, in n-type GaAs samples, there is an up to 4-fold difference between the concentration
of Si (n-type) dopant atoms and the actual concentration of electrons. This disparity for the n-
type carriers is expected because Si is an amphoteric dopant in GaAs which can occupy both Ga
and As sites, especially at high concentration16. For phosphorus doped (n-type) Si, there is a
similar discrepancy between Hall Effect and SIMS measurements, probably due to dopant
segregation. Because it is the active dopant concentration that is of primary concern in this
work, all doping values presented in this thesis are active carrier concentrations resulting from
Hall Effect measurements.
The Van der Pauw method forms the basis for Hall Effect measurements. Van der Pauw
showed that the sheet resistance, R,, of a thin film of arbitrary shape can be found by applying a
current and measuring the voltage between arbitrary points near the edge of the sample. To
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simplify calculations, square structures are used here. Indium droplets defined the contacts at
each of the four corners. With this configuration,
nRhorizontal icRvertical
e Rs ±e Rs =1 [2.2]
where Rhorizontal and Rvertical are the measurements illustrated in Figure 2.1.
(a) (b)
Figure 2.1: Configuration for making Hall Effect measurements to determine active carrier
concentration in semiconductor films. The resistances, Rhorizontal, (a), and Rvertical, (b), are found
using the relation R=V/I.
Assuming sheet resistance, R,, is independent of sample orientation, R, can be found to be
R, = r [2.3]
where Rhorizontai=RvertjcaI=R. A magnetic field is then applied and the Hall voltage is measured to
determine carrier density and mobility. The magnetic field induces a perpendicular Lorenz
force, FL, on the carriers,
FL = qvB [2.4]
where q is elementary charge, v is electron drift velocity and B is magnetic field. Current, I, can
be expressed as
1 = n q A v [2.5]
where A is cross-sectional area and n is carrier density. So,
F = .B- [2.6]
At equilibrium, the Lorenz force is balanced by an electric field induced in the opposite direction
and the resulting Hall voltage VH is
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VH = q [2.7]
where d is film thickness. This equation can be rearranged to determine the carrier density,
l B
n = B. [2.8]q d V11
Carrier mobility, u, can now also be determined, by
y = . [2.9]q n Rs
Hall Effect measurements are performed on a home-built system which utilizes a 4000 Gauss
magnetic field.
2.3 Wafer Bonding Considerations
SOLES wafers, with their many disparate layers, must be created through wafer bonding
and layer transfer. Many different types of wafer bonding exist, including copper-copper
bonding and bonding using organic adhesion layers. In order to minimize extraneous materials
in the SOLES wafer, which may have untold effects on subsequent device processes, wafer
direct bonding is employed. In wafer direct bonding, highly active hydrophobic or hydrophilic
surfaces are brought in close contact. Van der waals bonds spontaneously form between-H
groups (for hydrophobic bonding) and -OH groups (for hydrophilic bonding).
A few key factors are important for direct bonding: smoothness, planarity (wafer bow),
and cleanliness. Surface smoothness is a key factor for direct bonding, which requires RMS
roughness less than 5A. Wafer bow is also important because the wafers must conform to each
other, deforming slightly so that the two surfaces come into contact. When bow becomes too
large, the gap between the wafers may not close and wafers can de-bond. Gap closing becomes
difficult when
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h > R[2.10
2EtW,
3Y(1-V 2 )
where h, R and t, are the parameters shown in Figure 2.2, E is Young's modulus, V is Poisson's
ratio and y is the surface energy.17
Figure 2.2: Illustration of gaps in bond interface, showinf parameters for Equation 2.10. Figure
reproduced from 1
Finally, wafers must be extremely clean for bonding. Any particles can create a gap
between the two wafers with the resulting unbonded areas, or voids, much bigger than the
particle itself. A few particles significantly reduce the yield of a layer transfer process. In
addition, organic contaminants can affect interfacial bond strengths even if they do not lead to
voids.
Once the requirements of wafer smoothness, planarity and cleanliness are met, wafer
surfaces can be prepared for bonding. Surface activation which creates many dangling bonds is
performed. Properly chosen cleaning chemistries may be one method of activating the surface
for bonding. When the wafers are then brought together, a bond forms and spontaneously
propagates across the wafer pair. It is important, at this step, to avoid trapping air bubbles,
which lead to voids. As such, wafer bonders are typically designed such that bonding initiates
from a single point. Bonding may also occur under vacuum and/or high pressure. Finally, as
mentioned previously, a bond strengthening anneal is typically used in order to solidify the new
bond interface.
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Figure 2.3: Bond strength of hydrophobic and hydrophilic bonded wafers as a function of bond
strengthening anneal temperature, reproduced from 17.
Typically, bond strengths of as-bonded wafer pairs are less than 100s mJ/m2. A higher
temperature anneal is then employed to strengthen the bond, as illustrated in Figure 2.3.'9
During this anneal, water molecules from the initial van der waals bond diffuse away from the
interface and the bond solidifies.
A double cantilever beam test, illustrated in Figure 2.4, allows determination of bond
strength. A thin blade is inserted into the bond interface to produce a crack. By treating the two
wafers as two cantilevers whose strain energy balances the work necessary to create two new
surfaces, surface energy, y, is found by
y E= ac, [2.11]
where E is Young's modulus, h is half the thickness of the razor blade, c is crack length and d is
wafer thickness.
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CFigure 2.4: Schematic of double cantilever test, defining the variables in Equation 2.11.
17Reproduced from
Wafer bonding procedures and considerations are critical to understanding the SOLES
results presented in this thesis. The requirements of smoothness, planarity and cleanliness are
met by virgin Si wafers, which can be easily bonded once the surfaces are activated. In order to
apply wafer bonding to a more complex scenario (for example, III-V on Si wafers with higher
surface roughness and wafer bow), additional steps must be taken. One method is to use a
deposited Si0 2 film, such as plasma-enhanced chemical vapor deposition (PECVD), to obtain the
necessary roughness and planarity for bonding. As-deposited PECVD SiO2 has many non-
idealities, however. It contains many pinholes, density fluctuations, dangling bonds, and excess
H and OH groups. Thus, a high temperature anneal is typically employed to eliminate pinholes,
reduce density fluctuations and out-diffuse the extra incorporated hydrogen. Although PECVD
Si0 2 has RMS roughness on the order of a few nanometers, methods of smoothing PECVD
oxide are well established. Chemical-mechanical polishing (CMIP) is commonly used for this
purpose and can be used to create the <5A RMS roughness required for bonding. In order to
achieve the appropriate planarity, strained PECVD SiO2 may be used to counter film stresses.
With the use of properly tuned PECVD SiO2 and CMP, the planarity and smoothness
required for wafer bonding can be achieved. In order to maintain wafer cleanliness, it is
especially critical that any residual slurry particles from CMIP be removed. A mechanical scrub,
followed by a piranha clean and dilute HF dip can be used. The piranha clean removes organic
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contaminants and the HF dip removes a thin layer of Si0 2 , exposing a clean surface. The HF dip
must be carefully controlled so as to not over-etch and roughen the Si0 2.
Piranha is also useful for activating hydrophilic bonds. Hydrophilic bonds are relevant to
this thesis work because most bonds occur at SiO2/SiO 2 interfaces. Some SOLES wafers also
received an additional plasma bond activation, which has been found to enhance activity and
hydrophilicity of wafer surfaces.1 8 Finally, following bond activation, the wafers can be brought
together for bonding and annealed for bond strengthening.
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Chapter 3. Ge SOLES Substrate Platform
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3.1 Introduction
Chilukuri, et al. has demonstrated that III-V device integration on the Ge SOLES
platform is possible by creating red AlInGaP LEDs on SOLES. 19 The next step is to evaluate
integration of Si CMOS devices on SOLES. As mentioned previously, a major concern for Si
CMOS integration on SOLES is thermal budget because advanced CMOS processes often
require high temperature steps. In particular, dopant activation steps can include anneals at over
1000C. Thus, an allowable thermal budget of SOLES is evaluated and methods of improving
the Ge SOLES structure to support higher thermal budgets are devised. For this work, the focus
is on Ge-OI SOLES.
With a Si/SiO2/Ge/SiO2/Si structure, the main thermal budget concerns for Ge-OI SOLES
are the low melting temperature of the bulk Ge layer at 938'C and Ge diffusion through the Si0 2
layers. The Ge-OI SOLES wafers are analyzed in this work for use in an integrated differential
amplifier with InP HBT and Si CMOS. A safe thermal budget for a 1.2gm CMOS process is
determined through analysis of thermally annealed samples. Ge diffusivity through thermal Si0 2
is extracted and the wafer fabrication conditions that contribute to this diffusivity are considered.
Methods of limiting Ge diffusivity are presented, including a method of intercepting the Ge by
incorporating a thermal silicon nitride (SiN) diffusion barrier.
3.2 Experiment
SOLES wafers are created by SOITEC with the specifications and processing conditions
listed in Table 3.1. Structure A is representative of the structure used in an integrated differential
amplifier and is on a 150mm wafer platform.2 Structures B, C, and D represent more advanced
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SOLES structures fabricated on 200mm wafers. Only properties of the top BOX layers are listed
because quantitative analysis is confined to this layer. In wafer Structures A, B and C, a
SiO2/SiO 2 interface establishes the bond whereas in Structure D, the bond interface is Si0 2/Ge.
In all cases, the Si0 2 in direct contact with Si is thermal oxide, which has as-grown planarity and
density for bonding. For wafers A, B and C, the Si0 2 closer to the Ge is PECVD SiO2 because
good quality thermal oxide cannot be grown directly on Ge. As mentioned in Section 2.3,
PECVD oxide is typically densified at high temperatures and planarized with CMP prior to
bonding. Note that in Structure B, the 900nm of thermal oxide is grown at higher temperature
than the thinner thermal oxide in wafers C and D. In addition, bonding surfaces of wafers C and
D have been plasma activated prior to bonding.
SOLES Structure A B C D
Sithickness 430nm 550nm 700nrn 700nm
Thermal SiO2 thickness 50
0
nm 900nm 170nm 235nm
Thermal SiO2 deposition temperature 1100*C 950*C 950*C
PECVDSiO 2thickness 450nm 10nm 100nm n/a
Gethickness 100nm 100nm 100nm 10Onm
Bond Interface SiO2-SiO2  SO2SiO2 SiO2-Si0 2  SiO2-Ge
Bond Process Standard Standard Plasma activated Plasma activated
Wafer Size 150mm 200mm 200mm 200mm
Table 3.1: Specifications and fabrication conditions for Ge-OI SOLES structures investigated in
this work.
The thermal budget and Ge diffusion behavior of these wafers are determined by
cleaving the wafers into pieces and annealing in a tube furnace in N 2 ambient for 8.5 hours at
temperatures up to 940±50C. This 8.5 hour anneal time is chosen to be consistent with a safe
thermal budget devised for a 1.2ptm CMOS process used for InP HBT/Si CMOS integration,
which will be described in more detail below. Tube furnace anneals are chosen over rapid
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thermal anneal (RTA) in this work because the aforementioned CMOS process is established
without the use of RTA.
Plan-view optical microscopy and cross sectional TEM are used to confirm structural
changes in the wafers after annealing. SIMS is performed in order to determine the Ge diffusion
profile in the SOLES wafers. Only the top BOX layer is considered quantitatively because
knock-in effects from SIMS do not allow quantification of Ge concentrations beneath the bulk
Ge layer.
3.3 Results
3.3.1 Maximum Safe Thermal Budget
TEM images of SOLES Structure A, as-fabricated and after 8.5h anneal at progressively
higher temperatures, is shown in Figure 3.1. At 940±5'C, close to Ge's melting point, Ge
melting, agglomeration and film delamination can clearly be seen. Film delamination was also
observed by eye across the entire sample. Uncertainty in the anneal temperature may be
attributed to variations in furnace temperature from setpoint. A setpoint of 935'C was used for
the sample in Figure 3.1c. In-situ temperature monitoring was not used for these anneals but
closer monitoring post-anneal revealed that actual temperatures were typically 10*C higher than
setpoint. In addition, a temperature overshoot of about 5*C was typical during the ramp step.
These non-idealities brought the actual peak temperature of this anneal to between 940*C and
950*C, above the melting point of Ge.
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(a) (b) (c)
Figure 3.1: Cross-sectional TEM images of Ge-OI SOLES Structure A (a) as-fabricated, (b) after
920±5 0C 8.5 hour anneal, and (c) after 940±5*C 8.5 hour anneal. Bond interfaces are indicated
by the white lines. The anneal furnace typically overshoots the temperature by 5*C when
15ramping. Adapted from
For Ge-OI SOLES wafers annealed at a setpoint of 915' C, with maximum temperature
between 920*C and 930 0C, TEM reveals no apparent change in the buried Ge layer. Further
optical microscopy indicates no observable change in the surface SOI. Thus, 915 0C is
determined to be a conservative safe thermal budget for Ge-OI SOLES from a structural
standpoint. Cross-sectional TEM images of SOLES Structures B, C and D after the same
920±5*C thermal anneal are shown in Figure 3.2. A region of inclusions with lighter TEM
contrast is seen in the Si0 2 just above the Ge layer. However, these inclusions are also present in
the as-fabricated wafers before anneal. So, all of the wafers are structurally stable at 920±5*C.
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StructureA Structure B Structure C StructureD
Figure 3.2: Cross sectional TEM images of Ge-OI SOLES Structures A through D after extended
920±5*C anneal. The approximate positions of the bond interfaces are indicated by the white
lines. For Structure D, a high resolution image of the SiO2/Ge bond interface is shown in the
inset. The feature shown is also present in the as-fabricated samples.
3.3.2 Ge Diffusion in SOLES Substrate
In addition to major structural changes, Ge diffusion through the SOLES wafers is
considered. A SIMS concentration profile of Ge after 920+5*C anneal in SOLES Structure A is
shown in Figure 3.3 (black curve). The Ge spikes at approximately 0.45 m, 0.8pn, 1.5pm and
1.7pm correspond to Si/SiO2 heterointerfaces and SiO2/SiO2 bond interfaces. The bulk Ge layer
is at 1.2pn. There is progressive Ge diffusion through the buried Si0 2 layers and Ge
accumulation at the bond interfaces and hetero-interfaces.
For Structures B, C and D, the Ge profile in the as-fabricated wafers (dashed gray curves)
are shown in Figure 3.3, together with the Ge diffusion profile after 805±5*C (solid gray),
855±5*C (dashed black) and 920±5*C (black). Again, the location of Si/SiO2 and SiO2/SiO2
interfaces can be easily identified by Ge spikes. It is not clear why there is no evidence of Ge
accumulation at the SiO2/SiO2 bond interface and SiO2/Si substrate interface in the lower BOX
layer for Structure D.
48
If any Ge exists in the Si layers, it is below the detection limits of SIMS. However, high
Ge concentration at the Si/SiO2 interface is of some concern to CMOS devices on the SOI
because Ge atoms create interface states at Si/Si0 2 interfaces. Any effects would be especially
critical if the most advanced fully-depleted-SOI CMOS devices are to be built on this Si layer.
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Figure 3.3: Ge concentration profiles in Ge-OI SOLES structures from secondary ion
mass spectroscopy (SIMS). Overlaid on each plot is the SOLES structure, with bond interfaces
indicated by dashed lines. In Structure A, Ge concentration profile after 920+5*C anneal (black)
and after representative CMOS thermal budget (gray) are shown. In Structures B through D, Ge
concentration profiles in as-fabricated wafers (dashed gray) and after 805±5*C (solid gray),
855±5*C (dashed black) and 920±5*C (solid black) anneal are shown.
Methods of eliminating this Ge spike at the back of the Si were investigated. First a
lower thermal budget CMOS process was designed. This was the method chosen for a
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differential amplifier made by a cross-functional team consisting of MIT, Raytheon, IQE,
Teledyne, SOITEC, and LETI. 2 A plan view scanning electron microscopy (SEM) image of this
differential amplifier before final metallization is shown in Figure 3.4. The thermal budget of
this sample was replicated on SOLES Structure A and the resulting Ge diffusion profile is shown
in Figure 3.3 (gray). Though some Ge diffusion through the BOX does occur, the modified
thermal budget successfully curtails the extent of this diffusion and eliminates the high Ge
accumulation at the Si/Si0 2 interface.
Figure 3.4: Scanning electron microscopy (SEM) images of InP heterojunction bipolar transistors
(HBT) and Si CMOS fabricated on Ge SOLES substrate, prior to final metallization. Adapted
from 2
Additional analysis, below, enables a better understanding of Ge diffusion properties in
SOLES and elucidates additional methods of limiting Ge diffusion.
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3.4 Analysis and Discussion
3.4.1 Ge Incorporation in Buried Oxide
In order to better understand Ge diffusion through BOX layers, total planar density of
diffused Ge atoms, Ne, is first determined by a simple sum, as illustrated in Figure 3.5.
[Ge]
-0-
-0-
Ax(i) 
-
Figure 3.5: Schematic of method used to determine NGe,
diffused, illustrating Equation 3.1.
X
the total density of Ge atoms
SIMS presents Ge concentration profiles in terms of discrete measurements of Ge concentration
as a function of depth. Nce between positions xa and xb can be found by the following sum:
NGe = Zb[Ge(i)]Ax(i) [3.1]
where [Ge(i)] is the concentration of Ge at a position i and Ax(i) the section of sample which
corresponds to this [Ge(i)]. Ax is determined by
S= x(i+1)-X(i-1)
2
[3.2]
The concentration of Ge in various layers of SOLES samples is tabulated in Table 3.2.
Note that the error from SIMS is ±20%. In Structures B, C and D, the total concentration of
diffused Ge remains approximately constant. Ge concentrations in various regions of Structure
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B are also shown graphically in Figure 3.6. Some trends can be seen in this plot. With
progressively higher annealing temperature, 1) total concentration of diffused Ge remains
constant, 2) NGe in the SiO2/SiO2 bond interface also remains approximately constant, 3) an
accumulation of Ge in the thermal oxide is paired with a depletion of Ge in the PECVD oxide
and 4) Ge progressively accumulates at the Si/Si0 2 interface at higher temperatures. (In contrast
to Structures B, C and D, there is an increase in total Ge incorporation in the Si0 2 for Structure
A.)
SOLES tructure A B C D
Tenperature CMOS 920±5*C n/a 805±5'C 855*5*C 920±5*C n/a 920±5C n/a 805±5'C 855±5'C 920±5*C
profile
Total 7.8e13 1.8e15 7.0e14 6.1e14 6.2e14 6.3e14 7.6e13 5.Se13 2.0e13 6.4e13 2.1e13 4.6e13
PECVDSIO2  7.8e13 1.7e15 5.0e14 4.1e14 2.3e14 5.3e13 6.1e3 8.9e12 n/a n/a n/a n/a
SiO-SiO1 interface 1.9e11 5.8e13 1.2e14 1.3e14 2.1e14 1.6e14 1.5e13 3.9e13 n/a n/a n/a n/a
Thermal SIO 0 4.6e13 &5e13 6.5e13 1.8e14 3.8e14 0 3.2e12 2.0e13 6.4e13 2.1e13 3.1e12
Si-SiO, interface 0 7.9e12 0 0 1.5e12 4.1e13 0 4.1e12 0 0 6.511 1.5e12
Table 3.2: Planar concentration of Ge atoms, NGe, diffused into the top BOX layer.
concentrations are given in #Ge atoms/cm2. The error for SIMS is ±20%.
E
U
z
1E+15
1E+14
1E+13
1E+12
n/a 800 900
All
1000
Anneal Temperature (C)
Figure 3.6: Ge concentration, NGe, in the plasma-enhanced chemical vapor deposition (PECVD)
SiO2 (/dashed gray), thermal SiO2 (A/dashed black), SiO2/SiO 2 bond interface (*/solid gray),
SiO2/Si interface (A/dashed black) and the total concentration of diffused Ge (m/solid black), in
SOLES Structure B.
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3.4.2 Ge Diffusivity in SOLES
The Ge fluxes that can give rise to diffusion and accumulation at each of the layers and
interfaces are shown schematically in Figure 3.7 and can be represented by J, to J7. For
Structures B, C (and D), the constant total concentration of Ge in the BOX indicates that
annealing causes diffusion of Ge species already present in the oxide layer after SOLES wafer
fabrication. However, there is no evidence of additional Ge diffusion from the bulk layer so Ji =
0. (Additional diffusion may be too low to be detected by SIMS; this will be explored later.) Ge
then travels across the PECVD Si0 2 to the bond interface (J2). The PECVD Si0 2 in Structure B
and C is thin and transport across the PECVD Si0 2 is assumed to not be a rate-limiting step.
Thus, the PECVD Si0 2 is treated as a planar point source and J2 is neglected.
A constant concentration of Ge at the SiO2/SiO 2 bond interface indicates that Ge
concentration at this bond interface had already saturated during the wafer fabrication process.
Here, Ge flux into the interface (J3) equals flux out of the interface (J4). The Ge species then
travels through the thermal Si0 2 (Js) before accumulating at the SiO2/Si interface (J6 ). Any
diffusion into the Si is represented by J7. As mentioned previously, the accumulation of Ge at
the Si/Si0 2 interface is especially critical for CMOS integration. Thus, Ge diffusivity in the
thermal Si0 2 is modeled in order to better understand how Ge reaches this important interface.
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SiO 2/ Si SiO2 / SiO2interface Bond interface
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Figure 3.7: Schematic detailing the relevant Ge fluxes, represented by J1 through J7, in SiO2/SiO 2
bonded SOLES wafers.
With the aforementioned simplifications, and neglecting accumulation of Ge at the
Si/SiO2 interface (J6), the concentration of Ge in the thermal SiO 2 can be modeled as a 1-D
Gaussian distribution with initial concentration set by initial concentration of Ge in the BOX
before anneal:
(x-xo)2[Ge(x)J = -2 [Ge 0] e 4Dt [3.3]
[Ge(x)J is Ge concentration in the thermal oxide, [Ge0] is initial Ge concentration in the BOX,
D is diffusivity, t is anneal time and x,, is a position offset. In order to extract D, it is useful to
rewrite the diffusion equation in the following form:
Ln[Ge(x)] = - "Dt + Ln(2 [Geo]) [3.4]4Dtr~
The slope of Ln[Ge(x)] against (x-x0)2 is used to determine D. D is a temperature activated
process, described by
D = Doe~EA /kT [3.5]
where D, is the diffusion coefficient, EA is the activation energy, k is Boltzmann's constant and T
is temperature in Kelvin. The diffusivities extracted using this method fit well to the SIMS data,
as shown in Figure 3.8 for SOLES Structure B. The diffusivities in Structures B and C as a
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function of temperature are presented in Figure 3.9. From this data, D0 =5.6e-7 cm2/s and EA=1.7
eV for Structure B. The diffusivity of Ge in Structure C is an order of magnitude lower than
Structure B.
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Figure 3.8: Simulated (solid lines) and experimental (points) data for Ge concentration in SOLES
Structure B after extended anneal at 805±5*C, 855±5*C and 920+5*C.
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Figure 3.9: Ge diffusivity, D, in thermal SiO2 as a function of temperature for SOLES Structures
B (+) and C (0).
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D,=5.6E-7 cm2/s
EA= 1.7 eV
Diffusion in SiO2 is often strongly affected by the impurities in, and bonding structure of,
the oxide matrix. 2 0 25 Vastly different diffusion coefficients are found in samples that are
annealed in different ambient (i.e. H 2, 02 or N2) and in samples that are encapsulated or left
exposed. The distance between diffusing species and Si/Si0 2 interfaces has also been found to
be important: the interface can inject extra Si and SiO into the SiO2 , enhancing the diffusivity of
21,26-28Si and Ge species.
The lower diffusivity of Ge in Structure C is counter to conventional wisdom that
samples with thinner oxide usually exhibit higher Ge diffusivity. As a result, SOLES wafer
processing conditions must be understood. The lower Ge diffusivity in Structure C may be due
to 1) lower OH incorporation, 2) higher oxide density, or 3) plasma activation of the bond
interface.
For Structures B and C, the thermal oxide was grown in a wet process at 1 100*C and
950*C, respectively. In a wet thermal oxidation process, water vapor reacts with Si to form
Si0 2 . As a finite thickness of oxide forms, the water vapor is dissolved in the Si0 2, where it
dissociates into OH and H, and diffuses to the SiO2/Si interface. There, it reacts with Si and
forms additional Si0 2. Oxidation is controlled by the diffusion of OH through the SiO2 ; some of
this OH remains in the thermal oxide after film growth. Based on the well-known solubility
(0.3%) and diffusivities of water in silica at 1100*C and 950*C (1.2 and 0.5x10~9 cm2/s),2 9 there
should be over two times more excess OH groups in the thermal oxide of Structure B as
compared to Structure C. This greater concentration of OH may induce higher Ge diffusivities in
Structure B.
In addition to the difference in OH incorporation, note that 950*C thermal oxide is
typically denser than 1 100*C. As-grown thermal oxide is generally compressively strained. At
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high temperature, the strain relaxes and the oxide becomes less dense.30' 3 This density
difference may also enhance Ge diffusivity for Structure B.
It is also possible that the plasma activation step at the SiO2/SiO2 bond interface can lead
to the difference in diffusivity. Plasma activation is thought to enhance bond strength at low
temperatures because it creates a smoother oxide surface for bonding with many extremely
active strained bonds.18 It is also known to create high charge density.32 These factors may also
have an effect on Ge diffusion.
Ge diffusivity was not extracted for Structures A and D. For Structure A, much thicker
PECVD SiO2 and continuous incorporation of Ge from the bulk renders the diffusion behavior
much more complex. In Structure D, the Ge concentration profile in the thermal oxide cannot be
fit with a Gaussian distribution, again suggesting more complex behavior.
3.4.3 Diffusion Mechanism
A survey of Ge diffusion experiments from literature enables us to understand the
possible mechanisms behind Ge diffusion in SOLES and determine methods of mitigating it.
Minke and Jackson found diffusivity of elemental Ge to be below 7e-21 cm2 /s at 920*C
(D0=7.25e3 cm 2/s, EA=6.6eV33) in high quality amorphous silica which was known to have low
OH concentration. Similarly, Ogino, et al. found diffusivities below 3e-19 cm2/s (Do=8.9e-3
cm2/s, EA=3.9eV ). Both of these values are orders of magnitude lower than diffusivities
observed in the SOLES wafers and have activation energies that are much higher.
Taraschi found Ge diffusivities to be strongly enhanced by the presence of H2 and
extracted diffusivites of 2e-8 cm2/s in PECVD Si0 2 with high H2 concentration, much higher
than diffusivities found in the thermal oxide of this work.
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Ge diffusivity in SiO2 has also been shown to be dependent on excess oxygen. In studies
of Ge nano-crystal formation, anneals in inert atmospheres produced similar results to anneals of
films encapsulated with SiNX, 22,24 a known diffusion barrier to oxygen. In oxygen-rich ambient,
21-24
on the other hand, Ge diffusivity has been found to be strongly enhanced. - Beyer and von
Borany further showed that Ge diffusivity in oxygen ambient depends SiO2 thickness, suggesting
the importance of oxygen diffusion depths. The activation energies for oxygen-enhanced
diffusion, 0.95eV for 50nm SiO2 film and >1.55eV for 100nm film,22 are closer to the activation
energy of 1.7eV found in this work. Thus, we propose that oxygen-enhanced diffusion is the
dominant diffusion mechanism in Ge SOLES structures.
Oxygen-enhanced Ge diffusion can be understood as the diffusion of a Ge-O complex, as
proposed by Beyer and von Borany.22 This Ge-O complex enters the SiO2 matrix and diffuses
through the rapid breaking and re-forming of bonds at high temperatures, as illustrated in Figure
3.10. Through this bond-hopping mechanism, Ge can diffuse much faster than in its "elemental"
form, in which is must diffuse through the free volume of SiO2 . Hence, oxygen-enhanced
diffusivities are higher and activation energies lower. The diffusivities found in this work are
nevertheless lower than in pure PECVD SiO2 because the thermal oxide is denser and has fewer
initial impurities.
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Figure 3.10: Schematic of Ge-O diffusion mechanism in SiO2 matrix. The Ge-O group enters
the SiO2 matrix and diffuses through the rapid breaking and re-forming of bonds at high
temperatures. Reproduced from 22
As mentioned previously, the disparity between diffusion behavior in SOLES Structures
B and C is also consistent with oxygen-enhanced diffusion. Structure C has an order of
magnitude lower total Ge incorporation in the BOX and an order of magnitude lower Ge
diffusivity; its thermal oxide has less than half the concentration of dissolved OH groups as
Structure B.
3.4.4 Origin of Diffusion Species
The fast diffusion of Ge through SOLES structures is consistent with diffusion of a Ge-O
complex. Even though the diffusivities presented in Figure 3.9 are for Ge in thermal oxide that
is fully encapsulated with Si, remember that the source of these Ge specie s PECVDSi 2
PECVD oxide is known to contain many dangling bonds and extra 0, OH, or H groups. Ge from
the bulk can easily enter PECVD SiO2 and bond with the extra oxygen groups present.
In Structures B and C, annealing does not change the total concentration of Ge species
incorporated in the BOX layer, indicating that most of the excess OH groups in the PECVD
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oxide has already bonded to Ge during wafer fabrication. This most likely occurs during the
oxide densification step when porous, unencapsulated PECVD SiO2 is annealed at high
temperature and diffusivities in the 2e-8 cm2/s range might be expected.2 5 With Ge-O bonds
saturated after wafer fabrication, any additional Ge diffusion from bulk during subsequent
anneals can only be "elemental" Ge which must diffuse through the free volume of the oxide.
Elemental Ge diffusivities of 3e-19 cm2/s or below 3 34 at 9200C, correspond to diffusion lengths
of less than 9.6A and are not detectable by SIMS.
In SOLES Structure D, thermal oxide is bonded directly to Ge without an intervening
PECVD oxide layer. The Ge that does incorporate in the BOX may be primarily a result of
plasma activation for wafer bonding, which creates a thin layer of GeO 2 and GeO on the surface
of the Ge.18 (This highly reactive surface may also be the source of inclusions seen in TEM
images of the oxide layer, as seen in Figure 3.2, although the composition of these inclusions is
not conclusive at this time.) Because PECVD oxide has been eliminated from this structure, the
total concentration of diffused Ge is much lower than in the samples containing PECVD oxide
At first glance, the Ge distribution in Structure A seems to have behavior somewhat
counter to the other three samples. The total Ge incorporated into the BOX clearly increases
after high temperature annealing. This difference may be attributed to thicker PECVD oxide in
this sample. With much thicker oxide, Ge-O concentration in the PECVD oxide of Structure A
does not saturate during the oxide densification anneal because many more free OH groups are
available. Thus, after annealing, additional Ge from the bulk can bond to these free OH groups
and form fast-diffusing Ge-O complexes. As a result, in contrast to SOLES Structures B through
D, a detectable concentration of Ge is able to diffuse from the bulk into the BOX layer with high
temperature anneals.
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3.4.5 Ge Accumulation at SiO2/SiO 2 Interfaces
With a high density of dangling bonds and greater free volume, it is not surprising that
Ge accumulates at the SiO2/SiO2 bond interface. Note that in addition to the physical volume
accommodating more Ge atoms, there may also be a chemical component that provides a driving
force for Ge accumulation at this interface. In hydrophilic wafer bonding, a thin layer of -OH
dangling bonds are generated on two faces of a wafer. When these two wafers are brought into
close proximity, van der waals forces create a bond between -OH groups on the two wafers,
forming -O-H-O- bridges. These water molecules then diffuse into the wafer during bond
strengthening anneals. Thus, a higher concentration of both extra OH groups and water
molecules might be expected near the bond interface. Because Ge has a strong affinity to bond
with 0, the fast diffusing Ge-O species can easily pick up additional oxygen to form GeO2.
2GeO + 20H -> 2Ge0 2 + H2.
The literature has shown that in contrast to highly mobile Ge-O, GeO2 remains relatively
immobile in SiO2.21 24 ,- 3 7 The immobile GeO2 is akin to Ge replacing a Si atom in the oxide
matrix, as illustrated in Figure 3.11. Once all the additional oxygen groups at the bond interface
react to form GeO2 , Ge concentration should remain constant there. Further, GeO2 should not
hinder additional transport of Ge-O from PECVD SiO2 into thermal SiO2.
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Figure 3.11: Schematic of immobile GeO2 in the Si0 2 matrix. Ge replaces Si on a Si site.
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3.4.6 Ge Accumulation at Si/SiO 2 Interfaces
As the Ge-O complex reaches the Si/SiO2 interface, there is a very strong driving force
for it to precipitate from the oxide and form elemental Ge. Different Ge reduction mechanisms
have been proposed, including
GeO2 + Si -+ SiO2 + Ge38
and
GeO + SiO -+ SiO2 + Ge.22
In both cases, note that an interaction close to the Si/SiO2 interface causes a strong reduction
reaction. Once Ge-O reduces to elemental form, elemental Ge diffuses much slower than the
Ge-O complex, giving rise to a high concentration of Ge at the SiO2/Si interface. Because Ge
and Si are completely miscible elements, an important consideration here is whether this Ge
stays in the SiO2 layer, in the free volume at the SiO2/Si interface, or diffuses into the Si. TEM
results show no evidence of Ge clusters in the SiO 2. Furthermore, other researchers have found
Si-Ge interdiffusion after similar types of anneals. 3 9 Using Ogino, et al.'s values for Ge
diffusion into Si, diffusivities should be 2.6e-18 cm2/s and 1.5e-19 cm2/s at 920*C and 855*C
respectively.3 A simple calculation of the diffusion depth, L,
L = VD T [3.6]
gives L=57A and 14A at these temperatures after 8.5 hour anneal. It is therefore probable that a
thin layer of SiGe has formed at the Si/Si0 2 interface, although even the highest accumulation of
2.9e19 cn 3 (for Structure B annealed at 920*C) gives a Ge concentration of less than 0.06%.
Though this low Ge concentration is inconsequential from a structural perspective, it is
enough to present a potential electrical challenge to CMOS devices on the SOL. Ge
accumulation at Si/Si0 2 interfaces has been shown to create deep level interface states that
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greatly affect CMOS devices made on Si40-42 and must be avoided for monolithic integration of
Si and 111-V devices on SOLES. The above analysis of oxygen-enhanced Ge diffusivity reveals
that limiting extra oxygen species during wafer fabrication, coupled with carefully tuning the
thermal budget of the CMOS process, can limit Ge accumulation at the Si/Si0 2 interface.
3.5 Integration of Silicon Nitride Diffusion Barrier for Increased Thermal
Budget
Though thermal budgets can be designed to limit the extent of Ge diffusion in SOLES,
this is not an ideal long term solution. In order to increase integration flexibility of Ge SOLES
wafers, one method we propose to mitigate Ge diffusion is through incorporation of SiNx
diffusion barriers. SiNx diffusion barriers are chosen due to their integration flexibility, current
acceptance in CMOS processing and known diffusion barrier properties. A buried SiNx layer is
both easy to integrate into the SOLES wafer fabrication process as well as the final device
fabrication sequence. SiNx is typically deposited either with CVD or in a thermal process,
similar to Si0 2. This similarity in deposition methods means that alternating layers of SiNx and
Si0 2 can be easily integrated. In addition, similar etch chemistries can be used for SiNx and
Si0 2 , so additional complexity is not added to the device fabrication sequence.
SiNx is known to be a diffusion barrier to many materials for different aspects of CMOS
fabrication processes. It has been shown to be a good diffusion barrier to impurities between
polysilicon gate electrodes and silicide contacts in CMOS4 3 and effective at preventing reactions
between Si and HfO2 in advanced transistors.44 It is also a good diffusion barrier for copper
interconnects,45~4 7 gold4 8 and oxygen.22,24 On the other hand, it is not a good diffusion barrier to
Ni nor Ti "'49 and has been shown to be both a source and drain for H.50 ,5 1 Finally, Hu and Xu
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recently used SiNx as a diffusion barrier for Ge MOS capacitors, between Ge and the gate
oxide.
Thermal SiNx deposited by a SVG/Thermco 7000 Series vertical thermal reactor was
tested for use as a diffusion barrier to Ge. In order to simulate a SOLES structure, a three layer
stack consisting of low temperature thermal silicon dioxide (LTO), SiNx and LTO was grown on
a Ge-OI wafer from SOITEC. The thermal nitride is under tensile strain. Initially, a 1000A SiN,,
layers was used. In order to reduce stresses on the SOLES wafer, a 250A was also tested. The
total thickness of the LTO/SiNx/LTO stack was set to match the thickness of buried oxide in
"standard" SOLES wafers of Structures A and B. These test wafers with LTO/SiN,,/LTO were
thermally annealed for 8.5 hours at elevated temperature to determine whether they showed any
improvements over standard Ge-OI SOLES.
A cross-sectional TEM image of the test wafer after anneal is shown in Figure 3.12a.
The buried nitride layer is stable and does not pose a delamination threat to the structure.
Concentration profiles of Ge in the structures with 250A SiN,, (gray) and 1000A SiNx (black) are
presented in Figure 3.12b. The two curves both show a precipitous drop in Ge concentration at
the SiN, diffusion barrier after 920±5*C anneal, suggesting that thermal nitride is an effective
diffusion barrier against Ge. A substantial concentration of Ge still diffuses from the bulk Ge
layer to the SiN,, layer. This diffusion is not surprising because the LTO used in this sample is
less dense and has more imperfections, including oxygen complexes, than standard thermal
oxide.
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Figure 3.12: (a) Cross-sectional TEM image of a modified SOLES structure that is capped with a
SiO2/SiNx/SiO2 layer stack and then annealed for 8.5h at 920±5*C anneal. (b) SIMS data
showing Ge concentration profile in the structure with 1000A SiNx (black) and 250A SiNx
15(gray). Adapted from
A small Ge spike is present at the bottom SiNx/LTO interface in the sample with 250A
SiNx. The fact that the same spike is not present in the sample with 1000A SiNx may be due to a
slight difference in SiNx processing. The 1000A sample was loaded into the thermal SiNX
reactor, processed immediately and unloaded. The 250A sample, on the other hand, was loaded
into the reactor, held at 650*C overnight, and processed the next morning. This longer idle at
650*C may have led to more Ge incorporation in the LTO. Furthermore, note that there may be
trap states at the SiNx/LTO interface which immobilize Ge, or a Ge reduction reaction at the
interface, similar to that at the Si/SiO2 interface.
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3.6 Conclusion
Ge SOLES has been shown to be a viable substrate platform for integrating Si CMOS
and III-V compound semiconductor devices. However, the low melting point of Ge creates an
upper limit for Si processing from a structural standpoint. Ge diffusion through the BOX layer
further lowers this allowable thermal budget. For the current Ge-OI SOLES structure of
Si/SiO2/Ge/SiO 2Si, Ge diffusion is found to be strongly dependant on the concentration of extra
oxygen groups in the Si0 2 film. Reducing the concentration of these contaminants (by
eliminating the PECVD Si0 2 film or using higher quality thermal oxide) limits Ge diffusion and
may enhance the allowable thermal budget of the SOLES wafers. As a near-term solution, the
thermal budget of the CMOS process can be adjusted to limit Ge diffusion, as demonstrated in
the functional InP HBT/Si CMOS differential amplifier by Liu, et al.2"5 In order to truly
eliminate concerns about Ge diffusion through the BOX, a diffusion barrier can be used.
Thermal nitride has been found to be an effective barrier against Ge diffusion which can be
seamlessly integrated into a SOLES wafer fabrication process and final device fabrication
sequence.
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Chapter 4. InP SOLES Substrate Platform
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4.1 Motivation
The development of Ge SOLES structures allows easy access to the GaAs lattice constant
on a Si platform. In order to integrate InP-based devices, however, additional compositional
grading must be performed to bridge the lattice constant mismatch between InP and Ge. For
instance, in the integrated InP HBT/CMOS circuit demonstrated by Liu, et al.2 , an InAlAs
compositionally graded buffer was used to achieve InP films with le7 cm-2 range TDD. In an
effort to push toward greater integration flexibility, direct integration of InP template layers into
the SOLES substrate can be advantageous.
For integration of InP devices with Si CMOS, InP SOLES wafers may simplify epitaxial
growth of III-V devices and provide thermal budget advantages over the original Ge platform. In
the III-V epitaxial growth process, an InP template 1) enables direct growth of InP devices
without changing lattice constant, 2) eliminates the need for HI-V on group IV epitaxy and the
risk of anti-phase boundaries (APB) at this interface and 3) eliminates challenges in cleaning Ge
surfaces for epitaxy. Furthermore, direct growth of InP devices eliminates the need for thick
graded buffers between the Ge template and InP device which improves thermal heat extraction
through the backside of the Si substrate.
There are also potential advantages for CMOS by enabling higher thermal budget for
processing. The melting point of Ge at 938*C limits CMOS processes to at least below this
temperature for Ge SOLES. The melting point of InP, on the other hand, is 10600 C. With
higher thermal budget, InP SOLES may allow more advanced CMOS processes to be integrated
on SOLES.
InP SOLES substrates are created by wafer bonding InP/Si virtual substrates with Si
wafers. Using InP/Si virtual substrates is advantageous to bonding bulk InP for several reasons.
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Thermal expansion limitations for bonding will be explained in Section 4.2.1. In addition,
150mm bulk InP is extremely expensive and larger area InP substrates do not currently exist.
Processes that depend on bulk InP would thus be limited to a 150mm platform. Virtual InP/Si,
on the other hand, is much more versatile because it can be created on any substrate size that is
available to Si. Though 150mm wafers are demonstrated in this thesis, the same procedures can
potentially be scaled to larger area substrates.
In this section, the various considerations for growing InP virtual substrates, such as the
disparate thermal expansion coefficients of InP and Si, their different crystal structures, and
different lattice parameters are explained. Different methods for achieving high quality InP-on-
Si with TDD in the le7 cm- range required for HBT are presented. The details of the method
chosen in this work for growing InP virtual substrates and the wafer fabrication sequence are
explained. Finally, a thermal budget analysis of the InP SOLES wafers is presented and
compared to Ge SOLES.
4.2 Considerations for InP/Si Virtual Substrates
4.2.1 Thermal Expansion Mismatch
The difference in coefficient of thermal expansion (CTE) between InP films and Si
substrates is important to consider both for wafer bonding as well as InP/Si virtual substrate
growth. A typical wafer bonding process involves high temperature bond strengthening steps, as
mentioned in Section 2.3. When two bulk wafers of disparate materials are bonded and
annealed, the differences in thermal expansion may present problems. If strain energies induced
by thermal expansion differences exceed bond energies, the two wafers are likely to de-bond.
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The CTE for InP is 4.6x1O-6 C'1 whereas that for Si is 2.6x10-6OC-1 . This two-fold difference
CTE may lead to de-bonding during high temperature anneals, especially as wafer size is scaled
to ever-larger area substrates. On the other hand, when Si and InP/Si are bonded, thermal
expansion is dominated by the Si substrate. Comparable CTE in the two wafers aids in
preventing de-bonding during high temperature bond strengthening anneals. In addition to the
high cost and low scalability of bulk InP, these CTE mismatch considerations during bonding
provide additional impetus for using virtual InP/Si wafers for SOLES wafer fabrication.
CTE mismatch is also important because it can induce thermal strain in InP/Si films,
leading to wafer bow or even film cracking. At elevated temperatures typical for MOCVD film
growth, films are typically relaxed. However, CTE mismatch causes films that are relaxed at
growth temperature to exhibit some residual strain at room temperature. This residual strain, E,
can be found by
E = f Aa dT ~ Aa AT [4.1]
where Aa is the CTE mismatch between substrate and film and T is temperature. The biaxial
stress, of, is then
Crf = C11el + C12 (e + E1 ) [4.2]
where C11 and C 12 are stiffness of the film and Ej and El are strains in the perpendicular and
lateral directions.
This thermal stress, in turn, induces wafer bow, which affects wafer bonding, as
mentioned in Section 2.3. The Stoney equation gives the relationship between film stress and
radius of curvature, R. For a [100] substrate, this is
h2
'-f tf 6(511+S12)R[43
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where ty is film thickness, h is substrate thickness, and Sn and S 2 are compliances of the
substrate. From R, wafer bow can be calculated. Using simple geometry, the relationship
between R and wafer bow, b, is
Cos(d/ 2 R) = 1 - bIR [4.4]
where d is wafer diameter. For successful wafer bonding, large wafer bow must be avoided or
compensated with additional strained films, which complicates the process.
4.2.2 Crystal Structure Mismatch
Another consideration for integration is the difference in crystal structures between group
IV and III-V materials. Compound semiconductors have zincblende crystal structures whereas
elemental group IV semiconductors have diamond structures. This means that the
interpenetrating face-centered-cubic lattices, which are equivalent in Si or Ge, consist of
different atoms in a compound semiconductor. For epitaxial growth of III-V films on group IV
substrates, an offset of a single atomic step at the growth interface leads to formation of an APB,
a single interface of anion-anion bonds or cation-cation bonds. This is illustrated in Figure 4.153
for GaAs on Si or Ge.
Ga
*1~. As
Si $or Ge
Figure 4.1: Schematic of GaAs epitaxy on Group IV substrate, showing anti-phase boundary
(APB) formation at a single atomic layer step in the substrate. Figure reproduced from 53
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Anti-phase boundaries can be avoided if III-V epitaxy is performed on a group IV surface
with double step surface structure. In Figure 4.2,3 GaAs growth is shown with arsenic
initiation. A perfect crystal is formed at the double step.
o Ga
(110] As
himi * SiorGe
Figure 4.2: Schematic of GaAs epitaxy on Group IV substrate, showing that APBs can be
suppressed at double steps in the substrate. Figure adapted from 5.
Slightly offcut substrates contain a much higher density of surface steps than on-axis
substrates. Therefore, proper surface preparation and the use of offcut substrates promote
formation of double-step structures. Even if a true double step is not attained, offcut substrates
are still advantageous for I-V on group IV growth. More closely spaced single atomic steps
promote antiphase domain annihilation, as illustrated in Figure 4.3.53 Work in our group has
shown that the optimal substrate orientation for minimizing APBs has 6* offcut toward the {111}
plane.14 As such, Si substrates 60 offcut in the 11111 plane is used in this work for InP film
growth.
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Figure 4.3: Schematic of APB annihilation at two closely spaced single steps. Figure adapted
from 5 3 .
4.2.3 Lattice Constant Mismatch
InP and Si have an 8% lattice constant mismatch, which makes high quality heteroepitaxy
of InP-on-Si a challenge because many misfit dislocations must be generated to accommodate
this mismatch. When a thin film of lattice parameter af is grown on a substrate with lattice
parameter a,, two different regimes of behavior can result. In pseudomorphic growth, lattice
mismatch is accommodated elastically. The film strains to conform to the lattice constant of the
substrate. In metamorphic growth, on the other hand, film strain is relaxed plastically through
generation of misfit dislocations. These two regimes of behavior are illustrated in Figure 4.4.
Pseudomorphic Metamorphic
Figure 4.4: Schematic of a pseudomorphic film, where all strain is accommodated elastically,
and a metamorphic film, where dislocations are generated to relieve strain.
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Pseudomorphic growth can only occur when the lattice parameter difference between
film and substrate are small or if the film is very thin. In this regime, the deformation is elastic
and a misfit strain,f, defined as
f = as-aJ [4.5]
af
results. A strain energy, Es, which increases linearly with thickness, h, is associated with this
misfit strain,
E, = f2 Yh, [4.6]
where Y is the biaxial Young's modulus.
When lattice mismatch is more significant and/or the film thickness exceeds a critical
value, it becomes energetically favorable to accommodate misfit strain through plastic
deformation. Extra half planes of atoms or vacancies create dislocations in tensile or
compressive films, respectively. The resulting film is metamorphic, with misfit dislocations
relieving the strain energy.
The density of dislocations in a metamorphic film is determined by thermodynamic and
kinetic considerations. The energy of a dislocation formation, Ed, is
Ed = b (1 UCOS20)n [4.7]beffI 1b+[47
where v is Poisson's number for the thin film, b is the Bergers vector, and 9 is the angle between
the Bergers vector and line vector. For diamond cubic and zincblende structures with growth
direction [100], as is the case for most semiconductor materials of interest, the favorable slip
plane is (011). Thus, 9 is typically 60'. D is the average shear modulus at the interface,
D = GjGsb [4.8]7r(G+Gs)(1-v)
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where Gf and Gs are moduli of the film and substrate, respectively. The misfit, f, is now split
between the elastic strain, E, and plastic strain, 3=f- E. So the strain energy that remains after
defect formation is now
E e2 Yh [4.9]
The critical thickness, he, at which misfit dislocations are thermodynamically favorable can be
found by balancing the residual strain energy and energy of dislocation formation to be
D(1-Vcos29)(b bff)1n('cb)+1]4.0
he = - 2f .[4.10]2Yf
Misfit dislocations may nucleate heterogeneously at defect sites or homogeneously
through nucleation of half loops from the surface. Because dislocations must terminate at
surfaces, misfits can end either at a wafer edge or at the top surface of the film by forming a
threading dislocation. In thin films, the proximity of the free wafer surface to the interface
makes the latter much more likely. Misfit dislocations do not drastically affect device
performance. However, the threading dislocations commonly associated with them are
detrimental to devices. They act as traps, decreasing minority carrier lifetimes, and as scattering
centers.
Different applications can tolerate different densities of threading dislocations. There are
some applications, such as those in the optical space (lasers, LEDs and solar cells), that require
TDD in the 1e6 cm- range or below. For the InP HBT targetted in this part of the work
however, TDD in the le7 cm-2 is acceptable. In order to achieve this TDD in the active device,
the film quality of the template layer must of similar quality or better.
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4.3 MOCVD Growth of InP/Si Virtual Substrates
4.3.1 Method for Achieving Low TDD InP/Si
Because of the high lattice mismatch between InP and Si, special precautions must be
made in epitaxial growth in order to mitigate defects and achieve the 1e7 cm 2 range TDD
required for HBT integration.
One method of achieving relatively low dislocation density in materials systems of
disparate lattice parameter is through direct growth of thick films and thermal cycling. Direct
growth is often achieved through two steps: a low temperature initiation step and higher
temperature bulk growth step. In the initial low temperature growth step, surface mobilities are
low and precursors decompose to form many small nuclei for further film growth, ensuring good
surface coverage and planar growth. This step is especially important for highly lattice
mismatched films where higher surface mobility would lead to 3-D island growth. Once the low
temperature layer is complete, a bulk film is grown at higher temperature with a more reasonable
growth rate.
In a two step growth process, many misfit dislocations must form in order to
accommodate the lattice parameter mismatch between film and substrate. Associated with this
high misfit density is a high TDD, as illustrated in Figure 4.5a. Threading dislocations may
interact and annihilate, however, to reduce total TDD. The mechanism for dislocation reduction
in this case is the probabilistic meeting and annihilation of two threading dislocations with
opposite Berger's vectors; the thicker the film, the higher the probability of dislocation
annihilation. Thermal cycling also plays a role in dislocation annihilation because CTE
differences between the film and substrate create stresses in the film during thermal cycles and
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promote dislocation motion. This is illustrated in Figure 4.5b. Using this method, InP/Si and
InP/GaAs films with TDD in the 1e7 cm-2 range have been achieved in literature.54 - 2
I PInP -----
Si Si
Si
High TDD 1e7 cnr 2 range TDD 1e6 cm-2 range TDD
Direct 2-Step Growth 2-Step Growth with Thermal Cycle Compositionally Graded Buffer
(a) (b) (c)
Figure 4.5: Schematic illustrating InP-on-Si films with (a) high threading dislocation density
(TDD) after direct 2-step growth, (b) reduced TDD after thermal cycling and (c) lowest TDD
through use of a compositionally graded buffer
To achieve the best quality InP-on-Si, compositionally graded buffer layers must be used.
In a graded buffer structure, lattice mismatch is incrementally incorporated so that each small
growth step is relaxed. Growth rate and growth temperatures are tuned such that dislocations
that propagate up from the substrate are recycled to relax the strain of each incremental layer. In
this way, the number of threading dislocations that are nucleated in the graded buffer is
minimized. This method is illustrated in Figure 4.5c.
In order to achieve InP-on-Si through compositional grading, a few different materials
systems must be employed. A SiGe graded buffer can be used to grow Ge on Si with TDD of
2.1e6 cm 2. 63 APB-free GaAs can then be grown on this Ge. The GaAs to InP lattice constants
can then be bridged using a GaAsSb graded buffer with TDD in the low le6 cm-2.6 In principle,
compositional grading from Si to Ge, transitioning from Group IV growth to II-V via GaAs on
Ge and then continuing to grade from GaAs to InP should allow TDD in the low le6 cm-2 range
to be achieved in the InP.
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Compositional grading enables the best quality InP-on-Si virtual substrates. This
method, however, suffers from the disadvantages of high growth complexity and resource use.
In addition, because thermal conduction through compositionally graded buffers is poor, these
graded buffers must be removed from the final SOLES structure before CMOS integration. For
integration simplicity while achieving the requirement of le7 cm-2 range TDD, the two-step
growth method and thermal annealing was used to create InP/Si virtual substrates for InP SOLES
fabrication
4.3.2 Experimental Design
In order to quickly determine growth conditions necessary for optimal quality InP/Si
films, design of experiments (DOE) methodology is employed. When many factors may
contribute to an observed outcome, DOE is a statistical method which enables quick convergence
upon the most significant factors in a reduced number of experiments. Consider an experiment
with three factors, A, B, and C. The most common way to implement an experiment to
determine the effects of A, B and C are to hold B and C constant while testing different values of
A, then hold A and C constant while testing different values of B and finally hold A and B
constant while testing different values of C. Even if only two values, a high (+) and low (-) are
considered for each variable, this method of implementing the experiment results in 23= 8 trials.
This can be visualized as a cubic design space with each axis as a variable and each corner as an
experimental trial, as seen in the left image of Figure 4.6.
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Figure 4.6: Illustration of cubic design space with three variables, A, B and C. A full factorial
experiment results in 8 trials, illustrated by the corners of the cube to the left. Using design of
experiment (DOE) methodology, a set of 4 trials may be implemented to determine main effects.
Two sets of truncated experiments are illustrated by the highlighted corners of the cubes to the
right.
With DOE methodology, statistical methods are used in order to generate meaningful
data, while reducing the total number of experiments. For the illustration here, the full factorial
design space can be truncated due to its symmetry, and statistical interpolation can be used to
calculate main effect inputs to the experimental result. Here, in this 3-factor experiment, the
number of trials has been cut in half using a fractional factorial DOE design. Each half set of
trials is illustrated by the highlighted corners of the cubes on the right images of Figure 4.6.
With more variables and non-linear interactions, the complexity of the design space increases
exponentially. A well designed experiment using DOE methodology and based on good
assumptions is an effective way to manage this complexity. In this work, the DOE was
performed using SAS JMP software.
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4.3.3 MOCVD Growth and Results
150mm Si wafers, 6' offcut toward the {111} plane, are degreased with piranha and the
native oxide is removed with dilute HF. Si is grown in H2 ambient at 825*C. Then, thin Ge and
GaAs layers are grown at 350 0C and 650'C respectively, under N2 ambient to promote InP film
adhesion. InP is then grown using a two-step growth procedure. Like Ge and GaAs, InP is
grown in N2 ambient. An experiment using DOE methodology is implemented to quickly
converge upon the conditions necessary to grow high quality epitaxial InP-on-Si. The initial
DOE trial conditions are listed in Table 4.1; input factors include initiation layer V/III precursor
ratio, initiation layer thickness, initiation layer growth temperature and final growth temperature.
Film quality is measured using full-width at half-maximum (FWHM) of the (004) InP X-ray
rocking curve. FWHM is assumed to have a linear dependence on all of the variables with the
exception of initiation layer thickness, for which a square relationship is considered.
DOE trial 1 2 3 4 5 6 7
Initiation layer growth temperature (*C) 450 400 400 450 450 400 400
Initiation layer V/Ill ratio 2000 2000 1000 1000 2000 2000 2000
Initiation layer thickness (A) 1000 100 644.5 100 550 1000 100
Bulk growth temperature (*C) 600 600 600 650 650 650 650
Table 4.1: Summary of DOE trial conditions used for two-step growth of InP-on-Si.
For the initial DOE, InP film thickness is set to 1.85um and the samples are measured
without thermal cycle and after 4x thermal cycle, recommended by Hayafuji, et al. as the
optimum number of cycles before diminishing returns are reached.17 The InP films are thermal
cycled between 250*C and 650*C or 800*C. 650*C thermal cycles are performed in the
MOCVD reactor under PH3 overpressure with no additional film encapsulation. However,
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higher temperature anneals of the unencapsulated films result in In droplet formation, even with
PH3 overpressure. Thus, the samples thermal cycled at 800*C are first encapsulated with SiO2
and thermal cycling is performed in a tube furnace under N 2 ambient. Once growth and thermal
cycle conditions are determined, InP film quality is further improved by increasing InP film
thickness. The initial DOE dataset is augmented with two additional input factors for analysis:
thermal cycle temperature and InP film thickness. Two-theta omega scans of the (004) and (224)
reflections of the InP film are also collected in order to determine film stress in the InP and AFM
is used to determine surface roughness.
A summary of DOE results is presented in Table 4.2. P-values below 0.05 indicate
statistical significance at 95% confidence. Of the initial growth parameters chosen for analysis,
none resulted in a strong statistically significant effect on FWHM. However, there seems to be a
directional effect with high initiation layer V/II precursor ratio as well as low initiation layer
thickness. The dependence of FWHM on V/III ratio is well documented in literature. With the
exception of a report by Takano, et al., which suggests that lower V/Ill ratio leads to better film
quality, 58 it is widely accepted that higher V/II ratios are necessary for good low temperature
initiation of InP film growth.56,57 ,59,60,65-68 Because PH3 pyrolysis is low at low temperatures,
high PH3 overpressure is necessary to provide enough P species and suppress point defects in the
InP. Low PH3 has also been attributed to enhanced carbon contamination and In droplet
formation, which all result in degraded InP film quality.59
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Factor Range P-value Optimal setting to
minimize FWHM
Initial DOE factors Initiation layer V/Ill ratio 1000-2000 0.0957 High*
for determining
optimum InP film Initiation layer thickness 100-IOOOA 0.1046 Low**
cat onstantotfilm (Initiation layer thickness )2  0.6818 n/a
thickness Initiation layer growth temperature 400-4500C 02115 n/a
Bulk growth temperature 600-650*C 0.4761 n/a
Additional factors Thermal cycle temperature Up to 800'C <0.0001 High
considered
lnP film thickness Up to 4.Sum <0.0001 High
Table 4.2: The DOE input factors used in this work, along with the range tested, resultant P-
value, and optimal setting to minimize FWHM. *Though P-values are not below 0.05, there
appears to be a slight preference for high initiation layer V/III gas flow ratio. **There is also a
slight preference for low initiation layer thickness, although this effect is complex, as seen in
Figure 4.11.
Regarding the relationship between InP initiation layer film thickness and FWHM, the
best quality InP is achieved when the initiation layer thickness is 100A. This result is in contrast
to literature reports which suggest an optimum initiation layer somewhere between 200A 65 and
600A67 , with film quality worsening at lower and higher initiation layer thicknesses. It is
interesting to note that even though the best films in this work have a 100A initiation layer, there
is also a local minimum in FWHM at 600A after 800*C thermal cycling, as seen in the contour
plot in Figure 4.7. This suggests behavior more interesting than the simple monotonic
dependence, although our attempt at inputting a non-linear initiation layer thickness did not
produce statistically significant results. Additional experiments with more datapoints are
required to understand this behavior.
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Figure 4.7: Contour map showing thermal cycle temperature and initiation layer thickness values
necessary for low full-width at half-maximum (FWHM) of InP rocking curve. At low thermal
cycle temperatures, thinner initiation layers seem to be preferred. However, at 800*C, there is an
additional local minimum near 600A.
Initiation layer growth temperature is often reported to have a substantial effect on the
film quality of the bulk InP layer. When the initiation temperature is too low, PH3 pyrolysis is
low. Some of the same effects that arise from P depletion at low V/Ill ratios arise: point defects
accumulate, carbon contamination increases, and areas of In-rich film accumulate in the InP. On
the other hand, when the initiation temperature is too high, film morphology degrades because
larger InP islands nucleate and drive the system toward 3D growth .59,61 Literature reports of
optimal temperatures have been found to vary between 350*C and 550*C. Thus, it is possible
that the initiation temperature range of 400*C to 450*C used here is not wide enough to reveal
the full effect of this variable.
Finally, varying the bulk InP growth temperature between 600*C and 650(C has been
found to not have a large effect on film quality. These temperatures are in the range of standard
temperatures for high quality InP growth in MOCVD.
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In addition to the initial growth conditions, thermal cycle temperature is also investigated.
Figure 4.8 shows FWHM of 1.85um InP films as a function of thermal cycle temperature. A
clear decrease in FWHM can be seen with increasing thermal cycle temperature. This behavior
can be explained by higher thermal cycle temperature giving rise to higher stress in the InP film,
which promotes dislocation motion and increases the probability for annihilation.
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Figure 4.8: The effect of thermal cycle temperature on FWHM of InP rocking curve for each of
seven DOE trial conditions. There is a clear increase in film quality with increasing thermal
cycle temperature.
A few limitations for using DOE methodology in this work should be noted. DOE is a
statistical method that balances analysis power with resources needed for results. In order to
reduce the overall number of experimental trials in this project, certain assumptions are made.
First, each factor is assumed to directly affect FWHM with no second-order interactions.
Second, many of the tested conditions hinge on data from a single sample. Therefore, we can
only assume that the measured FWHM value represents the mean of a sample population from
each trial. If this is not the case for one or a few of the datapoints, then some of the interactions
may be obscured. Of course, all results from DOE must be interpreted with a critical eye and
paired with scientific understanding.
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With the growth and thermal cycle conditions for an optimum quality InP film
established (400*C initiation layer growth temperature, 2000 initiation layer V/Ill ratio, 1OA
initiation layer thickness, 600*C bulk growth temperature and 4x thermal cycle to 800*C), the
thickness of the InP film is increased to further improve film quality. Plan-view TEM images
are presented in Figure 4.9, clearly illustrating the expected improvement in threading
dislocation density with thicker InP film. Note that the 1.85um InP film shows a high
concentration of anti-phase domains, which are virtually eliminated in the thicker films. The
FWHM of these films and TDD data gathered from plan-view TEM are shown in Figure 4.10.
TDD is lowered from 5.0+0.9e8 cm at 1.85um to 9.5t0.3e7 cm2 at 4.5um.
(a) (b) (c) 500nm
Figure 4.9: Planview TEM images of InP/Si films with InP film thickness of (a) 1.85um, (b)
3.9um and (c) 4.5um after 800*C thermal cycle.
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Figure 4.10: FWHM (m) and TDD (*) for InP films on Si.
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4.4 InP SOLES Substrate Fabrication
With these growth conditions for achieving high quality InP-on-Si, InP SOLES wafers
are fabricated through wafer bonding and layer transfer. An oxide-oxide hydrophilic bond is
chosen for ease of implementation and to mirror the process used to create Ge SOLES. The first
version of InP SOLES involves transferring a device quality Si layer from an SOI substrate using
a single bonding step. A schematic of this process is illustrated in Figure 4.11.
T rThermaa SiO
PECVD SiO TECrnaSi0
(1) (2)(3
Figure 4.11: Schematic of InP/Si SOLES fabrication sequence with an InP/Si substrate as the
handle, wafer and an SOI wafer as the donor wafer. (1) PECVD Si0 2 is deposited on the InP/Si
handle wafer, densified and planarized. (2) This handle wafer is then bonded to a thermally
oxidized SOI donor wafer and (3) the Si wafer and BOX layer from the SOI donor are removed
to create the final InP/Si SOLES.
(1) PECVD SiO2 is deposited on an InP/Si handle wafer using an STS PECVD. The
oxide is densified by annealing in a tube furnace under N 2 ambient. CMP is applied to the
PECVD SiO2 using a GnP Poli-400L CMP to achieve the necessary RMS roughness for
bonding. (2) This InP/Si handle wafer is then bonded to a thermally oxidized SOI wafer. An
Electronic Vision (EV) 620 aligner and 501 bonder system is used for bonding. The EV620
aligns and clamps the InP/Si and SOI wafers to each other, with spacers to prevent immediate
bonding. The aligned wafers are then inserted into the EV501 where bonding initiates from the
center of the wafer pair under vacuum at pressure of 4kN. Bond strengthening anneals are then
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performed in a tube furnace in N2 ambient. (3) Finally, the Si donor wafer is removed through a
combination of grinding, potassium hydroxide (KOH) and buffered oxide etch (BOE). This final
SOLES wafer will be referred to as InP/Si SOLES.
While the aforementioned process enables creation of the most basic InP SOLES,
concerns about the effects of buried Ge and GaAs layers on InP devices warrant development of
InP SOLES with InP-OI as the III-V template. This layer structure is analogous to the Ge-OI
SOLES structure presented in Chapter 3. Figure 4.12 shows the fabrication process used for
these wafers. (1) and (2) are identical to the initial steps involved in creating the initial InP/Si
SOLES. For this process, however, both the thermally oxidized SOI wafer and InP/Si wafer
serve as donors, with a thermally oxidized Si wafer serving as the final handle wafer.
Bo I j BO
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Figure 4.12: Schematic of InP-OI SOLES fabrication sequence with both InP/Si and a thermally
oxidized SOI wafer as donor wafers. A thermally oxidized Si wafer serves as the handle wafer.
(1) PECVD Si0 2 is deposited on the InP/Si donor wafer, densified and planarized. (2) This
substrate is then bonded to a thermally oxidized SOI donor wafer and (3) the Si substrate and Ge
and GaAs initiation layers from the InP/Si donor wafer are removed. PECVD SiO2 is deposited
on the backside of the InP, densified and planarized. (4) This wafer is then bonded to a
thermally oxidized Si handle wafer and (5) Si and BOX layers from the SOI donor wafer are
removed to create the final InP-OI SOLES.
Briefly, (1) PECVD oxide is deposited on an InP/Si wafer, densified and planarized. (2)
This wafer is bonded to a thermally oxidized SOI wafer to create the first BOX layer. (3) At this
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point, instead of removing the Si substrate from the SOI wafer, the Si substrate from the InP/Si
wafer is removed through a combination of mechanical grinding and KOH. The KOH is
selective to Ge and III-V. The Ge and GaAs layers are removed in a wet etch and PECVD oxide
is again deposited on the backside of the InP wafer. This oxide film is densified and planarized
to create a smooth bonding surface. (4) This structure is bonded to a thermally oxidized Si
handle wafer to create a second BOX layer. At this point, (5) the Si substrate and Si0 2 from the
SOI wafer are finally removed through a combination of mechanical grinding, KOH and BOE.
A photograph and cross-sectional TEM images of an InP/Si SOLES wafer, before final
BOE etch, are shown in Figure 4.13. Note that 1.85um InP films are used for final bonding and
a high density of dislocations can be seen in the InP film. Cross-sectional TEM images of InP-
01 SOLES, again fabricated using the 1.85um InP films, are shown in Figure 4.14. The two
bond interfaces are indicated by the white lines.
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Figure 4.13: (a) Photograph of InP/Si SOLES wafer. The SiO2 from the SOI donor wafer is still
intact. (b) Cross sectional TEM image of the SOLES structure and (c) the InP film in [220]
diffraction condition. The bond interface is demarked by the white line.
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Figure 4.14: Cross-sectional TEM images of InP-OI SOLES samples. The bond interface is
indicated by the white line. In the left image, the bond interface in the bottom buried Si0 2 layer
cannot be easily seen. However, in a different part of the sample, right, the same bond interface
becomes more apparent.
4.4.1 Additional Wafer Fabrication Considerations
InP SOLES wafers have been successfully demonstrated. However, a few key
considerations for the bonding process are discussed further.
Film Stress
Film stress is monitored because it affects wafer planarity (bow), which impacts wafer
bonding. Though the 1.85um InP films have fairly low strain that do not impart substantial bow
across a 150mm Si wafer, this is not the case for thicker films. The 3.9um InP film, for instance,
has bow of -35um from center to the edge of the wafer. From this bow, InP film stress can be
calculated using Equations 4.3 and 4.4. (The GaAs and Ge layers are ignored here because they
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are much thinner.) With S11 and S12 for Si of 7.69e-12 Pa1 and -2.14e-12 Pa- and assuming an
initial bow of ±10um for the bare Si wafer, og is determined to be 37.5±10.7 MPa.
Alternatively, from XRD data, InP lattice constants of 5.8737A in the lateral direction
and 5.8640A in the perpendicular direction are found. Using Equation 4.2, with Cu and C12 for
InP of 101.1 GPa and 56.1 GPa, InP film stress can be calculated to be 51.5 MPa. This residual
stress in the InP/Si film most likely arises from CTE differences between InP and Si and is
within range of literature values for InP films grown on GaAs/Si substrates.
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In this work, we find that properly tuned PECVD SiO2 deposition conditions and
thicknesses can be used to counter residual stress in InP/Si films and eliminate wafer bow prior
to bonding. Wafer bonding (i.e. bonding PECVD SiO2/InP/Si to thermally oxidized SOI) has
been successfully accomplished for all InP film thicknesses. However, the bonded wafers with
3.9 um and 4.5 urn InP are much more prone to damage during handling, specifically shipping.
Therefore, substrates which contained 1.85um InP films are used for the final InP SOLES
wafers.
PECVD SiO2 processing conditions
In addition to eliminating wafer bow, PECVD SiO2 is used to impart the proper surface
roughness on InP/Si wafers for bonding. The RMS roughness of as-grown InP/Si virtual
substrates is greater than l0nm on a lum2 scale, far greater than the <5A RMS required for
bonding. This high surface roughness confirms the necessity of using densified, planarized
PECVD SiO 2 to prepare the InP surfaces for bonding.
Under certain conditions, however, the Si0 2-on-InP films crack after oxide densification
anneal, as illustrated by the infrared (IR) camera photograph and schematic in Figure 4.15.
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These micron-wide cracks extend through the entire thickness of the InP film and are not
crystallographic. They are, however, aligned in roughly in the same direction with a higher
density along the top edge of the wafer. These characteristics lead us to believe that the cracks
are induced by poor InP-encapsulation at the wafer edge. During 800*C oxide densification
anneal, indium droplets form at the edge of the wafer. These droplets then flow down the wafer
and induce local melting and cracking. Similar indium melting characteristics were observed by
Oberstar, et al. on bulk InP wafers. 69
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Figure 4.15: Infrared (IR) camera image 3.85um InP/Si film bonded to SOI wafer. InP film
cracks can be seen in the bonded wafers, as well as voids at the bond interface. A schematic of
the cracks near the wafer edge is also shown.
When a thicker SiO2 film is deposited and the oxide densification is performed at a lower
temperature of 700*C, no (additional) droplet formation or cracking occurs. The previously
mentioned indium droplet-induced cracks do not affect the ultimate ability of the InP/Si wafer to
bond (although they obviously should be avoided in a final InP SOLES wafer). The IR camera
photograph in Figure 4.15 is of an InP/Si substrate bonded to SOI. Both the indium droplet-
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induced cracks from the initial oxide densification anneal as well as voids, most likely caused by
particles, can be seen.
Bond strengthening anneal
Bond strengthening anneal temperatures must be tuned to be low enough to not affect the
buried InP film (either by structural changes or extensive diffusion) yet high enough to maintain
structural integrity of the bond interface upon substrate removal. A 4 hour post-bond anneal at
700*C has been found to be insufficient because strain in the Si transfer layer (from the SOI
wafer) causes it to waffle. A similar phenomenon was seen by Bai in his work. 70 A 4 hour
anneal at 800*C, however, is successful and is the anneal condition used in this work for final
InP SOLES wafers.
To understand the necessity of 800*C anneal (with fixed anneal time of 4 hours), bond
strengths are analyzed using a double cantilever beam test (described in Section 2.3) on bonded
Si monitor wafer pairs. The Si monitor wafers are processed in parallel with the InP/Si and SOI
wafers, thus receiving the same treatments. A thin blade is inserted between the two wafers and
crack opening is observed using an IR camera. In Figure 4.16, the bond strengths found in this
work for unannealed wafer pairs and wafer pairs annealed at 700*C and 800*C (stars) are
overlaid with literature results showing maximum bond strengths of hydrophilic and
hydrophobic bonds.' 7 The bond strength after 4 hour anneal at 700*C is only a fraction of the
bond strength after 800*C anneal, which has reached the literature-reported maximum value.
Note that the plateau in hydrophilic bond strength between 300*C and 800*C represents saturated
bond strengths, which may only result after much longer anneal times. Therefore, longer
anneals at 700*C (or below) should increase the bond strength to values high enough for
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successful bonding and substrate removal. However, for the four hour anneal time chosen,
800'C is necessary.
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Figure 4.16: Overlay of bond strength of unannealed wafer pairs and wafer pairs strengthened at
700*C and 800*C for 4 hours (stars), with literature values for saturated bond strengths.' 7 Bond
strengths are calculated using the double cantilever method described in Section 2.3. The bond
strength after 4 hour anneal at 700*C, is only a fraction of that after 4 hour anneal at 800*C.
GaAs and Ge removal
For InP-OI SOLES, GaAs and Ge layers must be removed before the bottom BOX layer
is created. In this work, the GaAs and Ge layers are removed with piranha, which is found to
successfully remove the GaAs and Ge but also unexpectedly etch the InP. In addition, the etch
rate is not uniform; whereas the InP film is intact in parts of the substrate, there are also many
areas where the piranha has etched all the way through the InP. The non-uniform InP etch may
be due to its high defect density. In actual InP-OI SOLES production, we recommend a CMP
method or dry etch to remove the GaAs and Ge and thin the InP layer in order to achieve more
uniform results.
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4.5 InP SOLES Thermal Budget
The total thermal budget that InP SOLES wafers can withstand is again important to
consider because SOLES substrates must undergo an accumulated thermal budget of all device
processing steps. In addition to structural stability, In and P diffusion to the Si device layer at
high temperatures must be carefully considered because In is a p-type dopant in Si and P is an n-
type dopant. Any diffusion of dopants into the Si device layer may induce changes in device
performance. The thermal budget of InP/Si SOLES is investigated by annealing pieces of wafers
in a tube furnace under N 2 ambient. The GaAs-Ge system forms a eutectic at 865 C, which
severely limits the total thermal budget these wafers can withstand. Structural stability of the
InP/Si SOLES wafers are investigated for temperatures up to this eutectic temperature through
cross-sectional TEM analysis of bonded wafers annealed for 3 to 4 hours at constant
temperature.
Without the GaAs and Ge layers, InP-OI SOLES wafers should withstand higher thermal
budgets, up to the melting temperature of InP at 1060*C, making them more viable for final
CMOS integration. These wafers are annealed for 8.5 hours at constant temperatures up to
1000±5*C and characterized with optical microscopy, TEM and SIMS.
4.5.1 InP, GaAs, Ge and Si Interdiffusion in InP/Si SOLES
The thermal behavior of InP/Si SOLES wafers are analyzed with respect to stability of
the buried Ge and GaAs adhesion layers. Cross sectional TEM images of these Ge and GaAs
buried layers after anneals at 710*C, 810*C and 860*C are presented in Figure 4.17. Note that
the furnace typically overshoots by about 5*C during temperature ramp steps so maximum
94
temperatures for these anneals are 715*C, 815*C and 865*C. Progressive interdiffusion of the
GaAs layer with InP and Ge layer with Si can be seen. In the wafer annealed at 860*C,
approximately the eutectic temperature of the GaAs-Ge system, local areas of melting gives rise
to extensive interaction between all of the layers, as seen in Figure 4.17d. As expected, the
thermal budget of the InP/Si SOLES wafers is limited by these buried GaAs and Ge layers.
(d)
Figure 4.17: Cross-sectional TEM images of Ge and GaAs initiation layers in the InP/Si
structure after (a) 710*C, (b) 810*C and (c, d) 860*C anneal. Maximum temperatures are ~5*C
higher due to overshoot during the temperature ramp. For (a), (b), and (c), the delineation
between the InP, GaAs, Ge, Si and diffused layers is shown.
Below the GaAs-Ge eutectic temperature, it is interesting to note that the III-V films (InP
and GaAs) interdiffuse; the group IV films (Ge and Si) also interdiffuse. However, there is
minimal interaction between the III-V and group IV films. At the GaAs/InP interface, a distinct
new layer, bounded by a dislocation array at either end, is formed. We suspect this new layer to
contain all four elements (In, Ga, As, and P) as reported by Jin-Phillipp, et al. for a bonded
InP/GaAs interface. The clear definition of the new layer may be a result of the miscibility gap
in the quaternary system, as shown by Cohen.7
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After 700'C anneal, a distinct Ge film can be seen in cross-sectional TEM. However,
with higher thermal budget anneals, the dense dislocation network between Ge and Si grows,
both up into what was originally the Ge film and down into the Si substrate. This dislocation
movement suggests Ge-Si interdiffusion and strain relaxation over larger thickness. No distinct
interfacial layer is seen between Ge and Si, as predicted by their complete miscibility.
The interdiffusivities, B, of Ga-As-In-P and Ge-Si can be estimated by measuring
diffusion depths, L, in the TEM images and using
L2D = - [4.11]
where t is the total anneal time. The diffusivities are presented as a function of temperature in
Figure 4.18. For the Ga-As-In-P system the activation energy is 3.53eV and the diffusion
coefficient is 3.15 cm2/s. For the Ge-Si system, the activation energy is 4.01 eV and the
diffusion coefficient is 4690 cm2 /s.
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Figure 4.18: Interdiffusivity, D, of Ga-As-In-P (gray) and Ge-Si (black).
Goldstein determined the activation energy of In and P self-diffusion in InP to be 3.85eV
and 5.65eV, respectively. Ga and As self-diffusion in GaAs are 5.6eV and 10.2eV,
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respectively.73 Among these values, the activation energy for HI-V material D found in this
work (3.53eV) is closest to that for In self diffusion. This may be suggestive of a diffusion
process dominated by diffusion on the group III sublattice of InP.
The interdiffusivity between Ge and Si has been reported to have a strong dependence on
total Ge concentration.74-f7 In this experiment, a gradient of Ge composition is expected to exist
in the film after Ge-Si interdiffusion. Therefore, these results are benchmarked against average
Ge concentrations. Aubertin and McIntyre found activation energy of -4eV for SiGe structures
with approximately 18% Ge 74 and Hollander, et aL. found the same activation energy for
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structures with 46% Ge. These numbers are comparable to the activation energy of 4.01eV for
Ge-Si interdiffusion found in this work.
4.5.2 Thermal Stability of InP-OI SOLES
TEM and optical microscope images of InP-OI SOLES wafers after 8.5 hour thermal
anneal are shown in Figure 4.19. Some blisters can be seen in the microscope images, even in
the as-fabricated wafers. After extended 800±5*C anneal, no significant changes in the density
or size of these blisters can be seen. This is not surprising given that the wafer had already
experienced a 800*C temperature step during the fabrication process, albeit for shorter time. At
higher temperatures, however, these blisters grow and lead to areas of local film delamination.
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Figure 4.19: Cross-sectional TEM and plan view optical microscope images of InP-OI SOLES
as-fabricated and after extended 800±50C, 850±50C, 915±50C and 1000±50C anneals.
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TEM
Figure 4.19 reveals that despite a slight increase in blister density, the InP-OI SOLES
structure is largely robust up to 850±5'C with minimal detectable structural changes in the InP
film. Between 850±5'C and 915±5'C, significant changes do occur. Though some parts of the
SOLES structure remain intact, there are portions of the sample where InP has broken off from
the bulk interlayer to form InP nanoparticles in the bottom half of SiO2. At even higher anneal
temperatures, intact InP layers become increasingly difficult to find, even on a TEM scale.
Nanoparticle formation can be seen in some areas; InP simply de-bonds from the SiO 2 in others.
De-bonding at either SiO2/SiO2 bond interface is not seen in any of the samples.
Because a single TEM sample only reveals a small portion of the total film structure,
multiple TEM samples are made for each anneal condition to confirm these results. Though
most of the imaged areas in the as-fabricated, 800±5*C and 850±5*C annealed samples look
identical, we are able to capture one small area where a gap had formed between the InP and
SiO2 , as seen in Figure 4.20. This result confirms that the weakest part of the SOLES structure is
the InP-SiO2 interface and suggests that the blisters seen in the SOLES structure also originates
from this interface.
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Figure 4.20: Cross-sectional TEM image of InP-OI SOLES after extended 800±5'C anneal
which shows de-bonding at InP/SiO2 interface.
The InP nanoparticles that form at higher temperatures extend all the way down to the Si
substrate in some areas, as shown in the cross-sectional TEM image in Figure 4.21. In these
areas, there is some interaction between the InP and the Si substrate. The Si now has a scalloped
shape to accommodate the volume of the InP particle. (Note: The nanoparticles are assumed to
be InP because In and Si do not form any intermediate compounds. Though Si and P can form
SiP, the bond strength between Si and P is almost twice that between In and P,78 making In-P
bonds much more likely.)
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Figure 4.21: Cross-sectional TEM image of InP-OI SOLES after extended 915±5*C anneal
which shows structural change in the Si surface in areas of InP nanoparticle formation.
In addition to structural integrity, diffusion of In and P up to the Si device layer is also
considered. SIMS concentration profiles of In and P after extended 850+5*C anneal (gray) and
of In after 915±5*C anneal (black) are shown in Figure 4.22. Whereas extensive In diffusion is
seen throughout the SiO2 film, there is no sign of P diffusion. There is also no Ge, Ga or As
detected in the Si0 2 film.
A few characteristics of these SIMS scans should be noted. Due to sample charging
(from thick Si0 2), the Si substrates are removed and SIMS data is taken from the backside of the
sample. Indium data in the top Si layer is captured from a front-side scan for the 915±5*C
sample, whereas the same data for the 850+5*C sample is captured from a backside scan. The
apparent difference in indium concentrations in this Si device layer is simply a result of different
scan conditions; both actually represent background indium levels in SIMS.
Because backside scans are performed for these films, the new surface of the 915±5*C
annealed sample is at -3.5um whereas the new surface of the 8505*C annealed sample is at
-5um. The drop in concentration at each of these positions may be a surface artifact.
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Figure 4.22: Concentration profiles of In and P in JnP-0I SOLES after extended 850±5'C anneal
(gray) and of In after 915±5'C anneal (black).
4.5.3. In and P Diffusion through SiO 2 in InP-OI SOLES
Indium diffusivity in the buried oxide layers of the SOLES structure is extremely high.
Actual diffusivities cannot be estimated from this data because diffusion profiles result from an
accumulated processing thermal budget of many different times, temperatures and conditions. A
qualitative understanding of diffusion in InP-OI SOLES is, however, possible.
Indium diffusion in SiO2 has been proposed to occur via different mechanisms because
indium diffuses slower in encapsulated SiO2 films than in unencapsulated films. Two
mechanisms that have been proposed are In* ion diffusion and oxygen-enhanced diffusion.2 0
Van Ommen has found oxygen-enhanced In diffusivity in thermal SiO2 of le-13 cm2/s at
800*C. 79 Likewise, Antoniadis and Moskowitz have found that a diffusivity of approximately
2e-13 cm2/s fits their diffusion curves at 1000*C.80 Based on these values, an indium diffusion
tail of approximately 1.5um after an 8.5 hour anneal is expected. High indium concentrations
through the entire -3um BOX layer suggests higher indium diffusivity in these SOLES
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structures. For these structures, a majority of the BOX layer is comprised of PECVD Si0 2.
With its less than ideal bonding and structure, as well as higher residual oxygen content, indium
diffusion is expected to be higher in this oxide than in thermal oxide. Indium may also have
diffused substantially during the initial oxide densification anneal, similar to the mechanism
suspected for Ge-SOLES.
Similar to Ge-OI SOLES samples, there is an accumulation of the diffusing species (In)
at the SiO2/SiO2 bond interface. This may be due to 1) extra free volume at this interface which
getters the diffusing In species or 2) a chemical interaction with the Si0 2 matrix which renders
the In species immobile. However, in contrast to Ge SOLES, an additional In peak is not present
at the Si/Si0 2 interface. This can be understood by comparing the solubility of indium in Si and
Si0 2 . The segregation coefficient, m, describes the equilibrium concentration of a dopant in Si,
[Insilo, as compared to its equilibrium concentration in Si0 2, [Insio2 ], with
M = insil". [4.12]
[I RSio2100
For indium, m ranges between approximately 0.1 and 0.001 between the temperatures of 800*C
and 1000oC.80'81 Thus, in SOLES structures, indium strongly prefers to remain in the Si0 2 over
Si. This is in contrast to the strong driving force for Ge reduction and diffusion into Si. In
addition, because the solid solubility of indium in Si is only around le18 cm-3 82 (an order of
magnitude less than the observed In concentration in the Si0 2,) any In diffusion into thin layers
of Si would not be detectable.
In contrast to the high diffusivity of In in Si0 2, any diffusion of P is not detectable. The
relative immobility of P may, again, be attributed to high oxygen concentrations in PECVD
SiO2. In contrast to In and Ge, P mobility becomes extremely low in oxygen-rich Si0 2
matrices. 20 This is because P easily bonds with the Si0 2 matrix and can occupy either a Si site or
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an 0 site. When there is a high concentration of extra oxygen, as in PECVD SiO2, P atoms
prefer to occupy the Si sites.20,83 They enter the SiO2 matrix with a P205 configuration,
03 P - 0- Si 03
or
03EP=0 -Si= 03,
of which the first configuration is very stable and severely limits P diffusion in the SiO2 .
The effect of high oxygen concentrations, which enhances In diffusion and limits P
mobility in the buried SiO2 of SOLES, also elucidates the mechanism for anomalous melting of
InP films at temperatures below its meling point. High In diffusion throughout the SiO 2 leaves a
high concentration of P atoms behind, near the InP/SiO2 interface. Because these P atoms enter
the SiO2 matrix with P20 5 configuration, a phosphosilicate glass (PSG) forms. This Si0 2-P 20 5
system has a eutectic temperature at approximately 850*C (and 20% P20 5), 84'85 far below the
melting point of either Si0 2 or InP alone. Thus, high diffusion of In causes the melting point of
Si0 2 to be depressed, inducing melting behavior in local areas of the InP SOLES samples.
Although no InP melting is detected at 850+5*C in these experiments, the Si0 2-P 20 5
phase diagram suggests that under the right conditions, melting at this temperature is possible.
Thus, extreme care must be taken when considering wafer fabrication thermal budgets that
approach these temperatures.
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4.6 Conclusion and Suggestions for Further Work
InP-SOLES with TDD in the 1e7 cm range is sought in order to integrate InP HBT with
Si CMOS. Though some initial successes have been achieved, in individually growing InP-on-Si
with the proper TDD and using wafer direct bonding to create InP SOLES, there are some
challenges when the two components are integrated. InP-on-Si wafers that have thicker InP
layers tend to be more fragile, most likely because of stress imparted by the InP layer.
In this work, a two-step growth method and thermal anneal is used in order to establish a
simple method of achieving TDD in the le7 cm 2 range. However, given the InP film
thicknesses required for this TDD, the advantages that a two step growth method offers over
compositional grading diminishes. Yang, et al., have shown TDD of 1.4e6 cn 2 for InP on 6*
offcut GaAs substrates using compositional grading.6" The same work can be extended to InP-
on-Si and would allow integration of not just HBT, but also other devices that are more sensitive
to TDD.
An allowable thermal budget is also determined for InP SOLES. InP SOLES is
structurally sound up to approximately 850'C. However, at 915±5*C portions of the InP film
have melted. So, whereas integrating InP films directly into the SOLES structure may provide a
different lattice constant for HI-V growth than Ge SOLES, work to date has not found it to offer
thermal budget advantages over Ge SOLES. Extensive indium diffusion presents a challenge for
Si device integration and leads to InP melting at depressed temperatures.
Given that many of the challenges associated with this first demonstration of InP SOLES
is likely related to excess oxygen, some improvements may be made in future versions of InP
SOLES to mitigate these deleterious effects. Reducing the thickness of (or eliminating) the
PECVD Si0 2 may limit In diffusion. Because SiNx is known to be a good diffusion barrier to
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oxygen (and was shown in this work to also be a diffusion barrier to Ge), and is often used as a
mask for dopant diffusion in Si processing, it stands to reason that it may also be a good
diffusion barrier to indium. In particular, incorporating a SiNx layer directly on top of the InP
template layer may be advantageous. It has the potential to not only curtail In diffusion to the Si
device layer but also, by preventing the physical separation of In from P, preventing PSG
formation and InP melting.
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Chapter 5. Ohmic Contacts to III-V Materials using CMOS Metallurgies
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5.1 Introduction
With the substrate structure established, CMOS-like ohmic contacts to III-V materials are
sought to migrate III-V contact metallization to more advanced CMOS infrastructure which has
greater economies of scale than its III-V counterpart. In order to minimize exposure of III-V
materials in CMOS infrastructure, and cause the least disruption to CMOS processes, the III-V
devices are encapsulated with Si prior to re-introduction into the Si fab. This Si may be grown in
an epitaxial step that is integrated with III-V device growth, streamlining the growth process.
Ohmic contacts can then be made to the III-V device through this Si encapsulation layer in a
manner consistent with Si processing.
A few key requirements must be considered in choosing the optimal contact. The
thermal budget for contact formation must be low enough that diffusion in the III-V device
layers is not a concern. However, the contact must also be stable enough to withstand the
thermal budget of Si back-end processing steps, which typically require temperatures of 500*C.
A contact that is easy to control and does not diffuse down into the III-V device is desired.
Finally, in order to ease CMOS integration, the contact should utilize CMOS metals and fully
encapsulate the III-V films underneath.
Nickel silicide metallurgies are explored for Si-encapsulated III-V ohmic contacts in this
study. Silicide contacts are standard to CMOS technology because they act as barriers to the
detrimental effects of aluminum (Al) spiking. Among them, nickel silicides require the lowest
thermal budget and are used in more advanced CMOS processes, making them optimal for this
work.
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5.2 Background
Ohmic contacts are important because they are the channel that supplies current into a
device. The specific contact resistivity is an important factor to consider with ohmic contacts
because contact resistance leads to parasitic series resistance. This additional resistance can, in
turn, cause unwanted heat dissipation.
Ohmic contacts can be created by two primary methods, as illustrated in Figure 5.1. The
first is to match the band alignment of the semiconductor and metal, as shown in Figure 5.la.
For an n-type semiconductor, when the work function of the metal, Om, is less than that of the
semiconductor, Os, almost no barrier to electron motion is seen at the metal-semiconductor
interface and an ohmic contact results. This type of contact if often not practical because Fermi
levels, EF, tend to be pinned at interfaces due to defect states. A surface depletion layer which
creates a barrier to ohmic behavior is created, as shown in Figure 5.1b. Thus, in order to make
an ohmic contact, tunnel junctions are most commonly used. In this case, the semiconductor
must be heavily doped in order to make the depletion region narrow enough to allow tunneling,
as seen in Figure 5.1c.
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Figure 5.1: Band diagrams of n-type metal-semiconductor junctions. (a) An ohmic junction
results when (IM< (Ds. However, (b) surface defects often pin the semiconductor Fermi level, EF,
in the bandgap, creating a barrier to ohmic behavior. Thus (c) tunnel junctions must be made to
obtain ohmic behavior.
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For these highly doped metal-semiconductor junctions that are typically used to create
ohmic contacts, carrier transport falls into three regimes. At lower doping, thermionic emission
dominates carrier transport; carriers are thermally excited over the barrier. At very high doping,
field emission dominates and carriers tunnel directly through the barrier between the metal and
semiconductor. At intermediate doping, a combination of thermionic emission and field
emission, or thermionic field emission, takes place. Truly ohmic behavior requires tunneling or
thermionic field emission.
The theoretical specific interfacial resistivity, pi, is defined by
Pi=avi 51
9 V=O or A-o [5.1]
and includes only the planar interface. The measurable contact resistivity is, however, the
specific contact resistivity, pe, and includes the interface as well as the area just above and below
it. The specific contact resistivity of a metal-semiconductor junction dominated by field
emission is
Pc(FE) oc exp Eq:) [5.2]
where q is fundamental electron charge and <OB is barrier height. Eoo is a characteristic energy
defined by
E _= N [5.3]4 r un
where h is Planck's constant, N is carrier density in the semiconductor, E, is dielectric constant of
the semiconductor and m* n is tunneling effective mass. In the thermionic field emission regime,
the relationship between pc and N is more complex because
PC(TFE) cc exp ( ). [5.4]
Eo and Eo are related by
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E0 = Eo coth(), 
[5.5
where k is Boltzmann's constant and T is temperature. In both the field emission and thermionic
field emission regimes, the dependence of Pc on N can be seen: higher doping results in junctions
closer to the tunneling regime and smaller pc
In all of these cases, an additional conduction mechanism that must be considered is
tunneling across the junction via mid-gap states. This effect of the mid-gap states could be
especially important in contacts through Si encapsulation layers because the lattice mismatch
between Si and III-V films leads to a large concentration of defect states at this Si/III-V interface.
This can lead to process variations and is much more difficult to model and analyze.
Many methods have been devised to experimentally measure pc. One structure that is
commonly used is the transmission line method (TLM) structure because it is relatively easy to
integrate into a CMOS process flow and simple to analyze. The TLM structure has contact pads
at varying spacings along a conductive channel. The resistance between adjacent pads, RT,
comprises a sheet resistance and a contact resistance term and is
RT = R+ 2Rc [5.6]
where R, is sheet resistance, d is distance between contact pads, Z is channel width and Re is
contact resistance. When RT is plotted against d, the slope of the plot can be used to determine R,
and the vertical intercept can be used to determine Re as illustrated in Figure 5.2.
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Figure 5.2: Schematic of standard transmission line method (TLM) measurement technique for
determining contact resistance, Re. By plotting the total resistance, RT, against distance between
contacts, d, the sheet resistance of the channel, R, can be determined from the slope divided by
the contact width, Z. Re is twice the y-intercept and the transfer length, LT, is twice the x-
intercept.
In order to compare contacts of varying sizes, the specific contact resistivity, pe, must be
extracted. pc is found by multiplying Re by the area of the contact involved in current transfer,
Pc = Rc -Area. [5.7]
Because conductivity of the contact metal is often much higher than conductivity of the
semiconductor channel underneath it, current transfer into and out of the metal contact is highest
at the contact edge and drops exponentially from there. Current crowding at the leading contact
edge is thus quantified by the transfer length, LT,
Lr = Pc/Rs [5.8]
which defines the pad-length over which "lie" of the voltage drop occurs. LT is also twice the
horizontal intercept in the RT versus d plot and is used to determine pc.86
5.3 Experiment
In order to isolate the effects of contact metallization, nickel silicide contacts are made to
Si-encapsulation layers grown epitaxially on bulk III-V substrates. The contact structures are
grown on epi-ready semi-insulating (100) GaAs and (100) InP wafers. Contacts to GaAs are
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constructed with degenerately doped Si on degenerately doped GaAs homoepitaxial layer
whereas contacts to InGaAs are constructed with the following structure: degenerately doped Si /
degenerately doped InGaAs / homoepitaxial InP / InP substrate. Ino.5 3 Gao.47As is the composition
chosen in this work because of the material's importance in electronic devices due to its lattice
match with InP. All carrier concentrations are determined by Hall Effect measurements of single
layer films grown on undoped substrates.
In the Si/GaAs structures, Si is grown on Ga-terminated GaAs surfaces, achieved by
baking the GaAs substrate in N 2 without an AsH 3 overpressure for 2 minutes at 650 C before
introducing SiH4 , following the work of Bai, et al. for direct deposition of Ge on GaAs.87 The
same procedure cannot be applied to growth of Si on Ino.53Gao.4 7As due to Ino.53Gao.47As
decomposition and In droplet formation. A technique employed by Bai, et al. is again used. The
Ino.53Gao.47As film is cooled to 400*C under AsH 3 overpressure, baked without the AsH3
overpressure and then SiH4 is introduced. Because SiH4 decomposition at 400'C is extremely
low, the temperature is gradually raised to 650 C at 1.7*C/minute in the presence of SiH4 gas
flow. This method minimizes decomposition of the Ino.53Gao.47As film, producing a continuous
Si thin film that encapsulated the surface.
Silicide metallurgies are a function of metal thickness and anneal temperature. In the
first part of this work, optimal contact metallurgies to Si/GaAs stacks are determined by
fabricating through-wafer silicide contacts to degenerately doped n-type Si/GaAs films grown on
n-type GaAs substrates. Blanket backside-contact to these structures is made with a traditional
III-V metallization, NiGeAu. Nickel is e-beam evaporated on the front-side of the wafers and
patterned in a lift-off process. Various thicknesses of Ni are deposited, which, after rapid
thermal anneal (RTA), result in varying silicide reaction depths. For contact isolation, the
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unreacted Si is removed in a dry etch using fluorine chemistry and the degenerately doped GaAs
is etched using wet chemistry. The silicide serves as a self-aligned mask for etching. For this
part of the work, the Si thickness is 900A and target Ni thicknesses are 200A, 600A and 900A.
I-V characteristics are measured through the wafers in order to gain a qualitative
understanding of ohmic versus rectifying contact behavior. The silicide is probed directly
without the aid of an Al current-spreading layer for fabrication simplicity. Metallurgical
structures of these silicides are determined with cross-sectional TEM, XRD and SIMS analysis
of unpatterned silicide samples. In XRD, 20-o) scans are taken between 20 of 300 and 600;
diffraction peaks are compared against tabulated powder diffraction files for phase identification.
Through this analysis, the optimal metallurgical structure for integration is identified.
The specific contact resistivity, pe, is extracted for silicide ohmic contacts to n- and p-
type GaAs and InGaAs films with the aforementioned optimal metallurgical structure.
Determination of pc is based on the TLM model. The traditional TLM structure described above
is modified in such a way as to allow determination of NiSi to HI-V film contact resistivity while
maximizing CMOS processing compatibility. Si encapsulation layers and GaAs or InGaAs films
are grown epitaxially on semi-insulating substrates in order to confine current flow to a
degenerately doped channel layer. The fabrication process is detailed in Figure 5.3. Figure 5.3a
shows the fabrication sequence on Si control samples with Si channel. These samples include Si
substrates ion-implanted to le20 cm-3 carrier density, as well as MOCVD-grown n+ and p+ Si
layers on undoped GaAs. Figure 5.3b shows the fabrication process on the actual Si/III-V
samples with degenerately doped III-V films as the conductive channel.
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Figure 5.3: Schematic of TLM fabrication sequence for (a) NiSi/Si control structures and
(b) NiSi/SiIII-V dual junction structures. (1,2) Mesas and contact areas are defined through
etching. (3) Front-sides of the wafers are encapsulated in blanket PECVD SiO2 and holes are
etched in the SiO2 to define silicide contact pads. (4) Blanket Ni is e-beam evaporated onto the
samples and the samples are annealed to form nickel silicide in the SiO 2 holes. Unreacted Ni is
removed in a wet etch. (5) Finally, e-beam evaporated Al is deposited and patterned.
The first steps of the process include (1,2) etching steps that create isolated mesas and
define contact areas. The Si is etched in a dry reactive ion etch whereas the III-V is etched in wet
chemistry. These etch steps involve exposing or removing HI-V films. (3) After etching, front-
sides of the wafers are encapsulated in blanket PECVD Si0 2 and holes are etch in the SiO2 to
define silicide contact pads. The rest of the fabrication process is similar to a standard CMOS
salicide (self-aligned silicide) process. (4) Blanket Ni is e-beam evaporated onto the samples
and the samples are annealed to form nickel silicide in the SiO2 holes. The Ni deposited on top
of the SiO2 does not react and this elemental Ni is removed in a wet etch that is selective to
silicide. Finally, (5) e-beam evaporated Al is deposited and patterned in order to promote current
spreading across the NiSi pads and to facilitate contact probing.
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5.4 Results
Cross-sectional TEM images of n-type and p-type Si-encapsulated GaAs and
Ino.53 GaO.47As films are shown in Figure 5.4. The growth of Si on II-V is epitaxial and
continuous, despite high lattice mismatch between the two films. The HRTEM image in Figure
5.5 highlights the epitaxial nature of the Si/m-V films. Carrier concentrations for the films used
in this work, as determined by Hall Effect measurements, are shown in Figure 5.6. Degenerate
doping is achieved in each of the films.
n++ Ga~~s n++ InGao~ss
p+ GaAs p+ na .3A:s47,
E 1 00nm 2 00nm
Figure 5.4: Cross-sectional TEM images of in-situ deposited epitaxial structures of degenerately
doped n- and p-type Si on (a, c) GaAs and (b, d) InO.53GaOA7As.
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Figure 5.5: High resolution TEM
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Figure 5.6: Electrical properties of epitaxial Si, GaAs and Ino.53Gao.47As films determined by
Hall Effect measurements: (a) resistivity, (b) mobility and (c) active carrier concentration.
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Cross-sectional TEM images and I-V data of various silicide on n-type Si/GaAs films are
shown in Figure 5.7.88 This data is representative of films annealed between 450'C and 6001C.
With increasing thickness ratios of Ni:Si, the reaction depth of silicide into the Si/GaAs structure
increases. At an initial Ni:Si thickness ratio of 2:9, only part of the Si reacts and the GaAs
underneath appears unperturbed, as seen in Figure 5.7a. Two internal heterojunctions are formed
(silicide/Si and Si/GaAs) and through-wafer I-V curves indicate that both junctions are ohmic.
When Ni:Si thickness ratio is increased to 2:3, all of the Si is consumed, as seen in Figure 5.7b.
The silicide/GaAs interface appears to be flat, suggesting that, once again, there is little reaction
between the silicide and underlying III-V film. In this case, however, the interface becomes
rectifying. Finally, with a Ni:Si thickness ratio of 1:1, Ni appears to react with the underlying
GaAs, as seen in Figure 5.7c. Not only is all of the Si consumed in the reaction, but additional,
smaller grains are seen just above the GaAs. This contact is ohmic.
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Figure 5.7: Cross-section TEM images and I-V curves of Ni/Si/GaAs with (a) 2:9 Ni:Si, (b) 2:3
Ni:Si and (c) 1: 1 Ni:Si thickness ratio after rapid thermal anneal (RTA). Adapted from 88.
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5.5 Discussion
5.5.1 Si/III-V Epitaxial Structure
The successful continuous epitaxial growth of Si on III-V films indicates that III-V films
can be wholly encapsulated with Si. N-type Si caps have higher surface roughness than p-type
Si caps. This rougher Si film is consistent with previous observations8 9'90 and has been attributed
to surface segregation of P atoms during growth. Micro-scale roughness should not, however,
affect the ability to fabricate ohmic contacts. Carrier concentrations in the Si and III-V films are
critically important to contact formation. It is especially critical to determine if there is any
cross-doping between the various epitaxial layers because Si is a n-type dopant for HI-V films
whereas group III and group V elements are p- and n- type dopants in Si, respectively.
Ga and As concentration profiles within (a) undoped and (b) n-type Si samples are shown
in Figure 5.8. P-type Si films are expected to have the same Ga and As profile as undoped Si
films. Ga concentrations in both samples are in the le18 cm-3 range, comparable to some values
used for Si processing. Ga incorporation in the Si may be the result of an exchange mechanism,
as has been theorized for Ge on GaAs. 9 1 It is interesting, however, to note that arsenic
concentrations are much higher in undoped film than in n-type film. This does not however
affect the ability to degenerately dope Si films p-type, (1.90±0.05e20 cm-3 p-type Si doping, as
determined by Hall Effect measurements, has been achieved). This data supports Bai, et al.'s
theory that As incorporation is due to desorption of volatile As-containing compounds from the
MOCVD reactor ambient. In this case, arsenic species remain from growth of the GaAs
homoepitaxial layer. The growth rate of undoped Si is 2.8nm/s whereas that of n+ Si is
suppressed by a factor of 40. Whereas undoped Si quickly incorporates any arsenic from the
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reactor chamber during growth, the slow growth rate of n+ Si enables most of the As-containing
species to be purged out of the system In order to lower arsenic incorporation in p-type Si films,
a reactor chamber purge might be implemented. Eliminating arsenic may have an additional
advantage of enabling even higher p-type carrier concentration in Si. III-V structures that have
been encapsulated with these Si films containing doping-level Ga and suppressed As should be
able to migrate into CMOS fabs.
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Figure 5.8: Concentration profiles of As (black) and Ga (gray) in (a) undoped and (b) n-type Si
grown epitaxially on GaAs. The Si/GaAs interface position is set to zero.
A SIMS scan showing incorporation of Si in GaAs is presented in Figure 5.9. This data
is determined from a p-Si/p-GaAs sample where the Si encapsulation layer is removed in a dry
etch. The apparent Si spike at the top of the GaAs can have multiple explanations. It may be
due to incomplete removal of the Si cap layer, combined with surface roughening from dry
etching prior to SIMS. However, because Si diffusion in GaAs has been shown to occur at
6500C, 16,92-95 this may also be a real diffusion curve. The repercussion of this possible Si
diffusion on ohmic contact formation rests on whether the diffusing Si is active. Both neutral Si
complexesi6'96 and negatively charged Si 94'97 have been proposed as the diffusing species. For p-
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type contacts, Si in-diffusion may not be desirable because it can potentially counter-dope the
GaAs. At worse case, it can render a region of the film n-type such that there is a very thin n-
type barrier at the p-Si/p-GaAs interface. As will be shown later, if this interfacial layer exists, it
does not affect the ohmic behavior of the contact, although it may affect contact resistance.
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Figure 5.9: SIMS concentration profile of Si in p-type GaAs substrate. The Si/GaAs interface
position is set to zero.
5.5.2 Ni/Si/GaAs Metallurgical Reactions
Ni:Si Thickness Ratio of 2:9
When "thin" Ni is deposited on a Si/GaAs structure, Ni reacts with Si without affecting
the underlying GaAs, as shown in Figure 5.7a. This Si/GaAs interface stability is consistent with
previous observations.98'99 Because the silicide reaction is restricted to only Ni and Si, silicide
understanding gained from standard CMOS processing can be applied. Silicide phases are
determined by anneal temperature. At low temperatures (below 250-300*C), Ni diffuses into Si
to form Ni-rich phases such as Ni2 Si. At moderate temperatures (between 300*C and 700*C),
NiSi forms through a reaction of 1nm Ni + 1.86nm Si resulting in 2.22nm NiSi. Finally, NiSi 2
nucleates at higher temperatures.10 0'1 XRD 20-(o results for these films with initial Ni:Si
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thickness ratio of 2:9 and RTA temperature between 450*C and 600*C are shown in black in
Figure 5.10. The only 20 peaks detected in XRD correspond to the expected x-ray signature of
NiSi, revealing that NiSi is the only phase formed.
30 35 40 45, 5o 55 60
20 (*)
Figure 5. 10: X-ray diffraction (XRD) patterns representative of Ni/Si/GaAs with 2:9, 2:3 and 1: 1
Ni:Si thickness ratio, annealed between 450*C and 600*C. The tabulated intensities of NiSi
(black) and Ni2Si (gray) peaks from powder diffraction files are also shown at the bottom. X-ray
peaks found in XRD can be correlated with powder diffraction files to determine the phases
present in each sample.
In addition, note that there is no additional out-diffusion of Ga or As from the GaAs
substrate, as shown in the SIMS data for NiSi films annealed at 450*C for 5min, Figure 5.11.
The Ga and As concentration profiles behave in a manner consistent with observations in bulk
Si.io02-1o4 Gallium concentration is not affected by silicide formation, similar to other group III
elements such as boron. On the other hand, arsenic redistributes during NiSi formation. Because
solubility of arsenic in NiSi is low, arsenic is rejected during silicide formation. As a result,
there is very low arsenic concentration in the NiSi film but a pile-up up in the Si 1o3 (Note that in
contrast to as-grown n-Si/n-GaAs samples where arsenic concentration in the Si was le17 cm-3,
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arsenic concentration in the Si is now 3e18 cm-3.) The additional arsenic concentration spike
near the surface of the NiSi has previously been explained by a Kirkendall effect or SIMS
artifact. 0 2
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Figure 5.11: Arsenic (black) and gallium (gray) concentration in Ni/Si/GaAs structure with 2:9
Ni:Si after annealing at 450*C for 5 minutes.
Ni:Si Thickness Ratio of 2:3
When Ni:Si thickness ratio is increased to approximately 2:3, all of the Si is consumed
after annealing. For temperatures up to 450*C, the interface appears abrupt and the GaAs
underneath the Si unperturbed, as shown in Figure 5.7b. In this case, the atomic ratio of Ni:Si is
approximately 5:4 because of density differences between crystalline Ni and Si. XRD 20-o
scans of these samples after RTA, Figure 5.10, reveal that most of the peaks in the x-ray
diffraction signature correspond to Ni2Si (gray). However, there are some additional peaks
(black) that can be explained by NiSi. The relative strength of the Ni2Si signal versus the NiSi
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signal suggests that there are more Ni2Si grains than NiSi. The chemical stability of the
silicides on GaAs is consistent with predictions by Lau, et al.105
Ni:Si Thickness Ratio of 1:1
With a further increased Ni:Si thickness ratio of 1:1, there are interactions between
silicide and the underlying GaAs. The calculated Ni:Si atomic ratio is 1.84 to 1. For this
metallurgy, XRD 20-o scans reveal that Ni2Si is the dominate phase formed at temperatures
between 450*C and 600'C; no NiSi peaks are detected at all, as seen in the gray curve in Figure
5.10. The peak at 20=33.90 is neither Ni2Si nor NiSi. Additional TEM and XRD data for the
phase evolution of this sample as a function of RTA temperature is presented in Figure 5.12. At
450*C, a thick Ni2Si dominant layer and thinner secondary layer are seen in Figure 5.12b. The
interface between these two layers is relatively flat and demarked by a white line in the figure.
When the anneal temperature is increased to 600*C, the thickness of the Ni2Si remains
approximately constant but the flat boundary between Ni2Si and the secondary layer breaks
down, Figure 5.12c. This secondary layer breaks into distinct grains. In XRD, the peak at
20=33.9* intensifies. When the anneal temperature is further increased to 700*C, the peak at
33.9* disappears, as does the secondary layer beneath the Ni2Si. Coarsening occurs in the Ni2 Si
grain structure, leaving a bamboo structure, which can be seen in the TEM image in Figure 5.12d.
A very strong peak at 20=31.5* also appears.
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Figure 5.12: Phase evolution of films with 1:1 Ni:Si thickness ratio after RTA. (a) XRD peaks
of silicide films after 450'C, 600'C, and 700'C anneal for 5 minutes, indicating disappearance of
a peak at 33.9* and appearance of a peak at 31.50 between 600'C and 700'C. Overlaid on this
experimental data are tabulated peak positions from powder diffraction files which indicate
possible origins of each peak. Cross sectional TEM images of the films (from bottom to top)
after (b) 450'C anneal, (c) 600'C anneal and (d) 700'C anneal also reveal that a buried phase
disappears between 600 C and 700C. The white line in (b) indicates the original location of the
Si/GaAs interface.
A schematic of possible interactions which may give rise to these film structures is shown
in Figure 5.13. At 450*C the Si and GaAs layers stay relatively stable with Ni diffusion
dominating silicide formation, similar to nickel silicide formation in CMOS.100'101'106 Excess Ni
diffuses beyond the Si layer and reacts with the underlying GaAs. That there is enough "excess"
Ni to form Ni2Si and also react with the GaAs may be due to thicker than expected Ni deposition.
At 600*C, grain growth occurs in this buried Ni+GaAs layer. The x-ray 20 peak at 33.9* may be
attributed the [101] plane of NiAs.
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Figure 5.13: Schematic of the interactions which may occur in Ni/Si/GaAs films with 1:1 Ni:Si
ratio with annealing.
In thin film reactions between Ni and GaAs, both NiAs and NiGa are known to
form. '1 08 The lack of NiGa peaks in the x-ray data may be due to 1) NiGa grains being too
small or too few to detect above the background noise in XRD or 2) its non-existence. The
possibility that there is far less NiGa than NiAs in the sample may be due to much more rapid Ga
diffusion than As diffusion into Ni2Si below 600*C. Figure 5.14 shows Ga and As concentration
profiles in Ni2Si after a 5 minute anneal at 450'C. Already, Ga incorporation in the silicide is
higher than arsenic. At 600*C, this disparity might be even more pronounced, as the ternary
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phase diagram of the Ga-Ni-Si system reveals that a high concentration of Ga may be
incorporated into Ni2Si without a phase change.'9 Arsenic diffusivities at these temperatures
should be low." The result is excess arsenic atoms at the GaAs/Si interface which can react
with Ni to form NiAs.
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Figure 5.14: Arsenic (black) and gallium (gray) concentration in Ni/Si/GaAs structure with 1:1
Ni:Si after annealing at 4500C for 5 minutes.
At 700*C, in contrast, arsenic diffusivities in Ni2 Si are an order of magnitude higher and
significant lattice diffusion occurs with total redistribution of As atoms." 0 Additional grain
growth occurs and the NiAs grains are absorbed into the Ni2Si. The 20 peak at 31.5* in x-ray is
most likely due to a surface oxide and can be attributed to the [220] plane of Ni2SiO4 or the [102]
plane of SiO2. Cross-sectional TEM images confirm the presence of a thin film on top of the
Ni2Si, Figure 5.12d.
127
5.5.3 Ni/Si/GaAs Electrical Characteristics
Two metallurgical structures result in ohmic contacts, one with partial Si consumption
(2:9 Ni:Si thickness ratio) and one with reaction into the GaAs (1:1 Ni:Si thickness ratio). The
former consists of two ohmic tunnel junctions, a NiSi/Si and a Si/III-V junction. The NiSi/Si
junction is a CMOS standard and akin to a metal-semiconductor junction. Its ohmic behavior is
determined by doping in the semiconductor (Si). The Si/III-V interface is established epitaxially.
Carrier conduction occurs because the semiconductors on either side are degenerately doped.
We might have also expected ohmic behavior in the samples where all the Si is consumed
in the silicide reaction but GaAs remains intact (2:3 Ni:Si thickness ratio) because Ni2 Si and
NiSi are semi-metals and the GaAs is degenerately doped. For these structures, however, a
rectifying junction forms. This behavior suggests that an additional barrier to carrier conduction
has formed at the silicide/GaAs interface, possibly because additional trap states are induced by
direct contact between silicide and GaAs.
In the samples where excess Ni enables reaction with both Si and GaAs (1:1 Ni:Si
thickness ratio), the junction is again found to be ohmic. This behavior is expected because
ohmic contacts have been formed using Ni thin films on GaAs in the past.108 For these samples,
interaction between Ni and GaAs may eliminate trap states at the silicide-GaAs interface.
Between the two metallurgies that give rise to ohmic contacts, the configuration with
partial Si consumption is more optimal for integration with CMOS because it is a simpler
structure that is much better understood. In contrast to the complex metallurgy when Ni reacts
with GaAs, the silicide phase of the Ni-Si reaction is determined solely by anneal temperature.
In addition, for CMOS, NiSi is preferred over Ni2Si because it has lower sheet resistance. The
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relatively wide temperature window for formation of the NiSi phase in this structure enables
additional processing flexibility.
Given that the properties of the NiSi film and NiSi/Si interface are well-known CMOS
standards, the Si/III-V internal hetero-interface remains the main challenge to address when
considering this structure for CMOS integration of III-V devices. Thus, the focus has shifted
from an integration challenge to a study of contact resistivities across MOCVD-grown Si/III-V
interfaces. To our knowledge, the only other study of directly contacting GaAs with Si was by
Kavanagh, et aL, where amorphous hydrogenated Si was deposited on GaAs and annealed to
form polycrystalline Si. However, much lower doping concentrations were used in their work
and resulted in pc in the 1e-4 9-cm2 range.i'
5.5.4 Specific Contact Resistivity of NiSi/SiIII-V Structure
A TLM model is used to determine pc of the NiSi/Si/II-V structures. Values of pc for
NiSi/Si interfaces (with n-type ion-implanted Si and epitaxially-grown n+ and p+ Si on undoped
GaAs) are shown in Figure 5.15. pc for all NiSi/Si interfaces are below le-6 92-cm 2 . With Si
concentrations in all samples between 1-2e20 cm 3 , even better pc might be expected with further
improvements via an industrial fabrication process.
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Figure 5.15: Specific contact resistivity, pe, of NiSi/Si structures. The implanted Si, left, has
similar carrier concentration as the epitaxially grown n-Si and p-Si, center and right.
The same standard TLM analysis applied to NiSi/Si/GaAs dual junction contacts suggests
pc values comparable to or lower than that for NiSi/Si single junction samples, as seen in Figure
5.16. However, this analysis method glosses over some of the finer details of the modified TLM
structure. A more detailed analysis of these structures, described below, is performed in order to
understand current paths and accurately extract pc of the Si/III-V contacts.
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Figure 5.16: Apparent pc of NiSi/Si/GaAs structures extracted by using standard TLM
calculations with the dual junction structure. This method obscures pc of the Si/III-V junction.
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The standard TLM equations outlined in Section 5.2 assume a current path and equivalent
circuit shown in Figure 5.17a. It assumes that the metal (NiSi) contact has much higher
conductivity than the semiconductor channel underneath, enabling the simplification that there is
no potential drop in the metal contact. This analysis can be accurately used for NiSi/Si contacts
where Si is the conduction channel.
The dual junction NiSi/Si/III-V contact structure, however, is far more complex. The
simplification that there is no potential drop in the metal contact is still valid because NiSi is
highly conductive. However, the Si and III-V now have comparable sheet resistivities that
convolute pc analysis. The current path between the III-V channel and NiSi contact is shown
schematically in Figure 5.17b. As compared to a simple NiSi/Si contact, there are now many
equivalent current paths between the III-V channel and NiSi contact due to the Si edge that
extends beyond NiSi, labeled ds edge in the schematic. Similarly, these additional current paths
must be represented in the equivalent circuit. This additional complexity of many equivalent
circuit paths renders the standard TLM analysis invalid for extracting pc from the modified
NiSi/Si/III-V contact structures. In order to accurately extricate pc of Si/III-V from that of
NiSi/Si, two methods are employed.
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Figure 5.17: Current path and equivalent circuit in the contact edge for (a) NiSi/Si single junction
contact and (b) NiSi/Si/III-V dual junction contact structures. The Si edge that overhangs NiSi
in the NiSi/Si/III-V structure gives rise to many equivalent current paths that must be represented
in the equivalent circuit. This added complexity makes evaluating the dual junction contacts
using the standard TLM method invalid.
First, a 1D equivalent circuit of the NiSi/SiIII-V contact is built in QUCS, an integrated
circuit simulator, using 700 resistors. This model mimics the equivalent circuit shown in Figure
5.17b and discretizes the contact structure into small sections of length 6x. The total contact
resistance, Re, is determined from the vertical intercept of an RT versus d plot and the NiSi layer
is assumed to be a single node with no voltage drop. Horizontal resistors 6Rs(so) and 5Rs(Hm-v)
represent sheet resistance of the Si and III-V layers, respectively, and are extracted from Hall
Effect measurements. Each discretized sheet resistance is found by
R = Ri -8x Z [5.9]
where i is Si or III-V. The value of 3R(s) underneath NiSi is estimated by multiplying R,(s) of
the blanket Si by the fraction of Si that remains after silicidation. Vertical resistors RC(Nisisi)
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and 6Rc(si/GaAs) represent contact resistances between NiSi/Si and Si/III-V. The value of each
discretized resistor is
SRC(i/i) - pctili /5x -Z [5.10]
where i/i is NiSi/Si or Si/III-V. Withpc of NiSi/Si known from standard TLM analyses of
NiSi/Si samples, the only unknown is pc of Si/III-V. By fitting the model with experimental
values of Re,pc is determined for a variety of Si/GaAs and Si/Ino.53Gao.47As interfaces. All
interfaces are ohmic and results are shown in Figure 5.18.
For some of the samples, an additional method of extracting pc is developed for
comparison. A mask with TLM structures containing similar contact areas but different lengths
for the Si edge, dsijedge is used. By comparing total Re with dsijedge, the value of Re when ds edge
shrinks to zero is determined. Standard TLM formulas are used to determine total pc of the
NiSi/Si/III-V dual junction stack. Subtracting NiSi/Si junction pc enables determination of the
Si/III-V junction pc. The data obtained from this experimental method is overlaid on the data
from modeling in Figure 5.18 and shows good agreement.
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Figure 5.18: pc of the Si/III-V junction, as determined by fitting data to an equivalent circuit
model (+) and/or extrapolating contact resistance of samples without a Si edge (M).
LT and Re (normalized by contact width, Re*Z) are listed in Table 5.1 for the NiSi/Si/III-V
dual junction. Once again, this Re*Z value is a complex function of the two internal
heterojunctions. The same values for the NiSi/Si and Si/II-V single junctions have also been
extracted and are listed. In all but one of the sample structures studies, pc is limited by the Si/III-
V interface. In the NiSi/n-Si/n-In0 .5 3Ga0 .47As contact, the NiSi/Si interface becomes limiting and
makes more accurate determination n-Si/n-Ino.53Gao.47As interface pc difficult.
The experimental extraction of pc (by altering dsi_,dg,) has some advantages over
extracting pc using the QUCS model. It is less reliant on accurate determination of the Si and III-
V sheet resistances and NiSi/Si contact resistance, which must be inputted into the model.
However, because multiple TLM structures must be measured in order to extract each pe, it does
require more resistance measurements and a larger wafer footprint
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Contact L, (urn) Re*Z (0-urn)
Dual Junction
NiSi/Si/Ill-V NiSi/n-Si/n-GaAs 250±120
NiSi/n-Si/n-inGaAs 40±10
NiSi/p-Si/p-GaAs 55±25
NiSi/p-Si/p-lnGaAs 850±350
NiSi/p-Si/n-GaAs 22000±1000
Single Junction
NiSi/Si NiSi/implantedSi 1.0±0.4 14±6
NiSifn-Si 1.2±0.1 54±45
NiSi/p-Si 0.6±0.1 18±11
Si/Ill-V n-Si/n-GaAs 2.4±0.6 210±150
n-Si/n-lnGaAs 2.7±0.6 <47
p-Si/p-GaAs 0.7±0.1 <~5
p-Si/p-InGaAs 2.0±0.5 840±360
p-Si/n-GaAs >40 22000±1000
Table 5.1: Transfer length, LT, and contact resistance normalized by contact width, Re*Z, for
NiSi contacts to I-V films. An apparent Re*Z is listed for the NiSi/Si/III-V dual junctions. LT
and Re*Z are also listed for NiSi/Si and Si/Ill-V single junctions.
5.5.5 Understanding Specific Contact Resistivity of the Si/III-V Interface
Values of p, for Si/II-V junctions range from below le-7 9-cm2 to upwards of 8e-3 Q-
cm2. These contact resistances suggest a barrier to carrier transport at the Si/Ill-V interface,
despite degenerate doping on both sides of the interface. A closer look at band alignments at the
Si/ILL-V interface enables determination of the source of this barrier.
There is some disagreement in literature about the precise band alignment between Si and
GaAs. The most basic theory for predicting band alignments is the electron affinity model,
where conduction band offsets, AEc, are determined by differences in electron affinities between
semiconductors. Relaxed Si and GaAs have a bandgap difference of 0.31 eV. The electron
affinity of Si is 4.05eV and that of GaAs is 4.07eV. This suggests AEc of 0.02eV and valence
band offset, AE, of 0.29eV. A literature review of heterojunction band alignment at the Si/GaAs
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interface predicts AE, spanning 0.03eV and 0.38eV. 12 -121 This spread in band alignment values
is thought to exist because the electron affinity rule is an ideal case but interface states, dipole
interactions, strain, and surface reconstructions present non-idealities which modify band
alignment from this ideal.122
In this work, the electron affinity rule serves as a basis for simulating band alignments.
The simulated band alignments are presented in Figure 5.19. These band alignments are
modeled in 1D using nextnano, a poisson solver, assuming no bandgap narrowing. The band
alignments shown in gray are theoretical alignments assuming the electron affinity rule and no
interface states which pin the Fermi level. In this case, barriers to carrier transport are negligible
(except for the p-Si/p-GaAs sample, of course) and pc should be small. The higher pc found in
this work suggests that an additional barrier at the interface exists.
This additional barrier at the interface may be due to interface states. With the addition
of interface states, simulations predict band alignments shown in Figure 5.19 (black). These
simulated band alignments pin EF of the GaAs film at the energy of donor and acceptor states
found by Spicer, et al., at 0.75eV and 0.50eV above the valence band, respectively.1 For
pinning of the Ino.53Gao.47As surface, the energy difference between defect levels and vacuum
levels are assumed to remain constant across different semiconductor compositions, following
the work of Grillot, et al.14 Thus, the n-type and p-type Ino.53Gao.47As layers are pinned at
0.50eV and 0.25eV above the valence band, respectively. Note that for all contacts, pinning
leads to a barrier that would not exist in the ideal case.
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Figure 5.19: Possible band diagrams for (a) n-Si/n-GaAs, (b) n-Si/n-InGaAs, (c) p-Si/p-GaAs,
(d) p-Si/p-InGaAs and (e) p-Si/n-GaAs using the electron affinity rule for band alignments. The
gray curves are ideal band diagrams without interface states whereas the black curves show band
bending with the introduction of interface states. EF crosses the energy axis at 0 eV and is
depicted as a dashed line (---).
From these simulated band diagrams, it is clear that band bending in both the Si and II-V
semiconductor contributes to the interface barrier. To better understand pc and draw
comparisons between metal-semiconductor data in literature and semiconductor heterojunction
data found in this work, we consider pc as a function of depletion width, xd. The dependence of
pc on xd can be shown to be
[5.11]Pc oc exp dl m n"B
by substituting Eoo and
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xa = 2B [5.12]
into pc from Equation 5.2. There is an inverse relationship between N and p, 86,125 ,12 6 but a direct
relationship between xd and pc.
In Figure 5.20, pc and xd for the semiconductor heterojunctions measured in this work are
overlaid on NiSi/Si and PtSi/Si data from Stavitski, et al. The xd at NiSi/Si and PtSi/Si interfaces
are found using literature values for barrier heights (0.67eV for NiSi/n-Si, 127 ,128 0.95eV for
PtSi/n-Si, 129 0.45eV for NiSi/p-Si 2 7 and 0.24eV for PtSi/p-Si" 0). The general trend shows
thinner xd resulting in lower pc.
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Figure 5.20: pc as a function of expected depletion width, xd. (a) In gray, Stavitski, et al 's data
for NiSi/n-Si (A), PtSt/n-Si (FO), NiSi/p-Si ( A) and PtSi/p-Si (m) contacts are shown with xd
calculated using literature values for the silicide/Si barrier heights. The pc of Si/HI-V contacts
investigated in this work is also shown (+). xd for these points are calculated from nextnano
simulations with Fermi level pinning, shown in Figure 5.19. (b) Numerical values for these pc
and xd.
The data for n-Si/n-GaAs and n-Si/n-In0 .53Ga0.4 7As shows reasonably good agreement
with expected values. The addition of In to GaAs enables a reduction in contact resistivity, as
predicted by Woodall and Freeouf, by reducing the barrier between the Si and III-V film. Our
data indicates pc below 8e-7 Q-cm2 for Si/Ino.53 Gao.47As. The higher pc of the NiSi/n-Si junction
makes a more precise measurement difficult.
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sample xd (A) p. (Q-cm2)
n-Si/n-GaAs 105 4.5±2.7e-6
n-Si/n-InGa0 ,.53As0.47  28 <4e-7
p-Si/p-GaAs 60 3.5±2.5e-7
p-Si/p-nGa.s 3AS. 47  58 2.3±0.8e-5
p-Si/n-GaAs 105 8.5±0.5e-3
Very low pc p-type contacts are also formed between Si and GaAs, suggesting that any
barrier at this interface is extremely small. In contrast to n-type Si/GaAs, valence band
discontinuity results in a smaller depletion region on the Si side of the p-type Si/GaAs interface.
In addition, defect states pin the Fermi level closer to the valence band for p-type samples than
the conduction band for n-type samples. These factors lead to a small predicted xd for p-type
Si/GaAs contacts.
For the p-type contacts, an additional possibility of Si in-diffusion into the HI-V film
(suggested in Figure 5.9) must also be taken into account. For n-type contacts, it is reasonable to
assume that diffusion does not affect the electrical properties of the III-V film because it is
already intentionally doped with Si.16 For the p-type contacts, on the other hand, Si in-diffusion
may cause carrier compensation and give rise to additional barriers to carrier flow. For p-Si/p-
GaAs and p-Si/p-Ino. 3Gao.47As contacts, simulated band structures with additional 120A n+
layers at the interface (the worse-case scenario), along with xd, are shown in Figure 5.21. The
small pc of the p-Si/p-GaAs sample, however, suggests that Si in-diffusion is not a major concern.
2 p-Si p-GaAs 2 p-Si p-InGaAs sample x (A) , (fl-cm 2)
S0p-Si/p-GaAs 158 3.5±2.5e-7
-3 -2 p-Si/p-InGao.5 3AsO47  210 2.3±0.8e-5
-200 -100 0 100 200 -200 -100 0 100 200
Position (A) Position (A)
(a) (b) (c)
Figure 5.21: Possible band diagrams for (a) p-Si/p-GaAs and (b) p-Si/p-InGaAs taking into
account a 120A layer of n-type GaAs or InGaAs at the Si/Ill-V interface. The gray curve shows
the band diagram without Fermi level pinning whereas the black curve includes Fermi level
pinning. (c) Numerical values for these pc and xd.
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In the case of p-type Si/Ino.53 Gao.47As, pc is in the low le-5 a-cm2 range, much higher
than pc for p-type Si/GaAs. The simulated p-Si/p-In. 53Gao.4 7As band structure without Si in-
diffusion, Figure 5.19d, shows a very small xd for this sample. A higher pc suggests a larger than
expected barrier which may result from Si in-diffusion. Simulated band alignments shown in
Figure 5.21b indicate that a very large barrier can form from Si in-diffusion. The actual band
structure is most likely somewhere in between these two extremes.
Reasons why pc of p-type Si/GaAs is more consistent with no diffusion of Si active
species into the III-V and pc of p-type Si/Ino. 53Gao.47As is more consistent with the existence of
some Si diffusion into the III-V is not clear at this time. However, note that slightly different Si
growth procedures are used for the two films.
Finally, for p-Si/n-GaAs junctions, an ohmic contact can still be attained, although pc is
high, at approximately 8e-3 a-cm2. Note for this contact, not only is the barrier width wide, but
the conduction mechanism for a p-n junction is also different from a n-n or a p-p junction. For a
n-n or a p-p junction, both thermionic emission and field emission (tunneling) contributes to
carrier transport across the depletion region. For a p-n junction, however, the only available
mechanism is field emission. Thus, pc is expected to be higher, even for the same xd.
5.6 Conclusion
A method of making contact to HI-V films, which enables parallel interconnection of III-
V and CMOS devices, has been established. III-V films can be fully encapsulated with
degenerately doped epitaxial Si grown in MOCVD at 650*C using SiH4 and doped with PH3 or
B2H6. Nickel silicide can be used to contact the III-V films through this Si encapsulation layer.
The NiSi/Si/III-V dual heterojunction structure enables contact formation without disturbing the
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buried III-V layers when thicknesses of the Ni and Si are properly chosen. Because this dual
heterojunction structure has a surface film (NiSi) and junction (NiSi/Si) that are CMOS
standards, the challenge shifts from one of integration to Si/II-V heterojunction engineering.
The specific contact resistivity of the NiSi/Si/III-V contact structure has been found to be a
function of barrier widths at the Si/III-V interface. In this work, p-type Si/GaAs and n-type
Si/InO.53Gao.47As have been found to yield the best contact resistivities.
This contact scheme can be applied to a variety of III-V devices. For particular
applications, some additional details might be considered. In this work, Si encapsulation films
are grown at 650*C in MOCVD. If thermal budget constraints dictate a lower growth
temperature, Si growth using Si 2H6 may also be explored for its lower decomposition
temperature and higher PH3 incorporation rate.89 In addition, exploring materials characteristics
between Si and a wider range of Ill-V films, such as InP or AlGaAs, may also be useful in
furthering our understanding of Si/III-V interfaces and providing even greater flexibility in
ohmic contact design during integration. In the next section, we demonstrate a laser with top
contact made through a Si encapsulation layer.
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Chapter 6. Demonstration of GaAs/AlGaAs Laser with CMOS contact
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6.1 Introduction
In the previous Chapters of this thesis, a substrate and contact technology for monolithic
integration of Si CMOS and III-V devices has been demonstrated. Liu, et al. have demonstrated
majority carrier electronic devices, HBT, on the SOLES platform.2 In addition to electronic
devices, optoelectronic device integration with Si is also very important. In this Chapter, we
present the initial steps towards integrating III-V optoelectronic devices with CMOS by
presenting a GaAs/AlGaAs edge-emitting oxide stripe laser with CMOS metal front-side contact
made through a Si encapsulation layer. This laser structure is compared against the same laser
with standard III-V contact. First, important considerations for laser design are presented. The
growth and fabrication of the laser structures are shown and a comparison of the lasers with
CMOS and III-V contacts are given.
6.2 Background
6.2.1 Laser Operation
A semiconductor laser is a forward biased minority carrier device. It is a LED which,
under the proper conditions, enables coherent photons to induce stimulated emission and gain.
Consider a two energy level system, as shown in Figure 6.1. These two levels may be, for
example, the conduction and valence bands of a semiconductor. Three main types of matter-
energy interactions exist in this system. A photon can interact with an electron, imparting its
energy and promoting it to a higher energy level, illustrated in Figure 6.1a. The energy absorbed
by the electron, E, is
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E = hv [6.1]
where h is Planck's constant and v is the frequency of the photon. Thus, any photon with energy
greater than or equal to the bandgap of a semiconductor may promote an electron from the
valence band to conduction band of a semiconductor.
(a) (b) (c)
Figure 6.1: Schematic of possible interactions between photons and electrons: (a) absorption, (b)
spontaneous emission and (c) stimulated emission.
High energy electrons can also spontaneously relax from a higher energy state to a lower
one and release energy. This relaxation may occur radiatively, producing a photon with energy
E=hv and wavelength, ,
A = c [6.2]E
This is termed spontaneous emission and is illustrated in Figure 6.1b. This transition may also
occur non-radiatively, with the generation of heat. The internal quantum efficiency, r,", of light-
emitting radiative recombination, as opposed to non-radiative recombination, is described by
their respective lifetimes,
dn|
"dt 1
7hnt = gn -j = 1 [6.3]
dt, rdt nr *In
where T r = is the radiative lifetime and Tnr = nr is the non-radiative lifetime. For light
generation, non-radiative recombination must be suppressed by eliminating trap states such as
point defects and dislocations, and by using direct bandgap semiconductors.
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The relaxation between high and low energy levels may also occur as a result of
stimulated emission: a photon interacts with a stimulated electron, causing it to relax, creating an
additional photon that is coherent with (has the same wavelength and phase as) the incident
photon. This is illustrated in Figure 6.1c. Because this stimulated emission process results in the
creation of coherent photons, it is key for light amplification and laser operation.
In a closed two level system, where non-radiative recombination is ignored because it is
much lower than radiative recombination, these three processes are interrelated. Their
relationship is described by the Einstein equation,
RabNlNp = RstN 2 Ny + RspN 2  [6.4]
where N, is the density of incident photons, N and N 2 are the densities of electrons in the low
and high energy states, and R,,, R, and Rab are the rate constants for stimulated emission,
spontaneous emission and absorption, respectively. Actual semiconductor materials are, of
course, much more complex because the valence and conduction bands are continuous and the
material is no longer a closed system.
In a LED or laser at low input current density, spontaneous emission dominates. The
electrons and holes are spatially confined and allowed to recombine but there is no requirement
for stimulated emission. In lasing mode, on the other hand, stimulated emission dominates. In
this case, carriers must be continuously pumped into a narrow area, leading to population
inversion. There is now a higher concentration of electrons in the higher energy level than the
lower one. The rate of spontaneous emission is lower than stimulated emission; when a
stimulated emission event occurs, coherent photons are generated, leading to additional
stimulated emission events and optical gain. This enables the production of an intense light with
low spectral width, lasing. Note that both charge carriers and photons must be confined to the
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same region in order to promote their interaction for stimulated emission. Furthermore, resonant
cavities are required to provide the photons ample opportunity to induce gain before leaving the
active region.
6.2.2 Laser Design Considerations
Material Selection
As mentioned in the previous section, radiative recombination must dominate over non-
radiative recombination for optoelectronic devices. In order to minimize non-radiative
recombination, direct bandgap materials are typically used for the active regions. This is one of
the advantages of III-V materials for optoelectronics. Defects must also be avoided in the active
region because they can act as deep level traps and promote non-radiative recombination.
Hence, low TDD substrates must be established for these III-V devices. In addition, careful
lattice matching must be employed during epitaxial growth of the device layers to avoid
generating additional dislocations.
The GaAs/AlGaAs materials system is chosen for the laser demonstration in this thesis
because it is a very robust, lattice matched system, as shown in Figure 6.2. That GaAs/AlGaAs
lasers were the first semiconductor lasers demonstrated speaks to the system's robustness. AlAs
and GaAs are virtually lattice matched so it is relatively simple to linearly interpolate between
the two binary semiconductors to any intermediate ternary composition while maintaining film
quality.
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Figure 6.2: Lattice constant versus energy gap for the AlGaAs system. The energy gap
can be tuned between the GaAs and AlAs lattice constants without altering the lattice constant.
A potential challenge with the AlGaAs materials system is that Al easily getters oxygen,
producing trap states. Thus, MOCVD reactor conditions must be carefully controlled to
minimize background oxygen contamination. It is also desirable to minimize Al concentrations
in the AlGaAs layers, without sacrificing other metrics (such as carrier confinement and optical
confinement). In this work, Alo.5Gao.5As is the highest Al composition used in the laser
structure.
Laser Structure
In order to create the population inversion necessary for spontaneous emission and lasing,
electrons and holes must be confined in close spatial proximity. Heterojunctions are often used
in order to achieve carrier confinement. This behavior is illustrated in Figure 6.3 for a double
heterojunction P-i-N structure, with wide bandgap doped barrier (cladding) layers and a smaller
bandgap intrinsic active region. Under a small forward bias, electrons can be injected from the N
layer to the smaller bandgap intrinsic layer but are blocked from entering the P layer by the
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barrier in the conduction band. Similarly, holes can be injected into the intrinsic layer but are
blocked from entering the N layer.
BArrier regioin Active region Barrier region
AIxGaj As GaAs AIxGa-.As
Depth
n-type
EV
Figure 6.3: Band diagram of a double heterojunction P-i-N structure, with wide band ap doped
cladding layers and a smaller bandgap intrinsic region. Reproduced from I .
If an abrupt heterojunction is used, as illustrated in Figure 6.3, a small conduction band
barrier to electron transport and valence band barrier to hole transport is induced at the N-i and i-
P heterojunctions when the device is in forward bias. Compositional grading is often used near
the heterojunction to reduce this barrier and ease current injection, as illustrated in Figure 6.4.
This method is employed in this work.
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Figure 6.4: Band diagram of a double heterojunction P-i-N structure, with a compositionally
graded region on either side of the intrinsic region. The graded region reduces barriers to carrier
motion when the device is under forward bias. Reproduced from m
Quantum wells (QW) are often used to provide additional carrier density. They are
typically paired with undoped separate confinement heterostructures (SCH) of bandgap in-
between the quantum well and cladding in order to promote optical confinement. Carriers in the
cladding layers diffuse from the clad, across the SCH, and are confined in the quantum well.
The narrower spatial confinement in the QW enables much higher carrier density than a simple
double heterostructure device. A QW-SCH structure with GaAs QW and Alo.5Gao.5As cladding
layer is used for the 85 1m GaAs/AlGaAs lasers in this work. The SCH layer is compositionally
graded from Alo.3Gao.7As to Alo.5Gao.5As to produce a graded-index SCH (GRIN-SCH) structure
which reduces sharp barriers at the heterojunctions. Aluminum compositions in the laser
structure and a model of the laser structure band diagram, without bias and under 1.4V forward
bias, are shown in Figure 6.5 (model courtesy K. Mukherjee).
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Figure 6.5: (a) Aluminum compositions in the GaAs/AlGaAs quantum well (QW) graded index-
separate confinement heterostructure (GRIN-SCH) laser structure and the band diagrams of the
laser with (b) no bias and (c) under 1.4V forward bias, courtesy of K. Mukherjee.
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(c)
In addition to electrical confinement, the GRIN-SCH structure also provides optical
confinement for the generated photons. Snell's law,
ni1sin61 = n 2sin62 , [6.5]
relates light interactions at interfaces between media of different refractive indices; ni and 01 are
refractive index and incident angle in one material and n2 and 02 are in the second material.
Snell's law can be rearranged to determine the critical angle for total internal reflection, Oc, by
setting 02to 900:
0c = sin- [6.6]
Total internal reflection, and hence waveguiding, can occur when the cladding layer has lower
refractive index than the waveguide. The GaAs/AlGaAs system used in this work is again
advantageous because refractive indices are well known, with higher bandgap Al-rich
compositions also having lower refractive index (at 85 nm, n = 2.00 for AlO.5GaO.5As and n =
3.15 for AIo3Gao.7As). Thus, a higher Al-composition cladding layer, an intermediate Al
composition SCH and low Al QW satisfies both electrical confinement and optical confinement
requirements.
Lasing is associated with a certain threshold current density, Jh. Below Ja, losses exceed
gain and the device operates like an LED with predominantly spontaneous emission. However,
above Ja, gains in the system far surpass losses and lasing occurs. Assuming no loss in the SCH
layers, losses come from absorption in the cladding layer, aj, and at each of the mirror edges:
Loss = (1 - FSCH) a V2 + am. [6.7]
The distributed mirror loss, a,,, can be written as
am = nln( ) [6.8]
where L is device length and
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I2R = InSCH -1. [6.9]
InSCH+1
TscH is the optical confinement factor for the SCH layer, the percentage of an optical wave that
spatially overlaps with a particular part of the waveguide device. Solutions for T can be found in
various references.133,134 For a slab waveguide,
eSCH i cos 2 (kxd/2)
tFSC (ad/2)(1+(sin (kxd)/kxd) [6.10]
where
a = kxtan (&.d [6.11]
a = konSCH - nciaa [6.12]
d = LQW + 2 LSCH [6.13]
and ko =coVpoEo with to = . The gain is
Gain = FQW9th (QW SCH 9th- [6.14
When gain balances loss, lasing occurs:
(1 - FSCH) / + am= FQW9th [6.15]
and
9th - (1-rscH)'./ 2 +am [6.16]rQw
Losses must be minimized and optical confinement factors must be optimized in order to obtain
low gain thresholds for lasing.
The modes that can be supported by a specific laser device are determined by laser cavity
length, L. Only wavelengths that constructively interfere can form standing waves and be
sustained. Thus, the allowed lasing wavelengths, AL, must satisfy
L = mAL [6.17]
2ns
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where n, is the index of refraction and m is an integer.
6.3 Laser Growth and Fabrication
A 85 1nm GaAs/AlGaAs laser structure with 1.5um cladding layers (Alo.5Gao.5As), 125nm
undoped GRIN-SCH layers (Alo.5Gao.5As to Alo.3Gao.7As), followed by 25nm undoped SCH
(Al0 3Gao.7As), and lOnm undoped quantum well (GaAs) is grown using MOCVD at 650'C with
N2 carrier gas, courtesy of K. Mukherjee. The target doping for the cladding layers is le18 cm 3
and the laser structure is grown on n-type GaAs substrates in order to simplify device fabrication
and allow for a front-to-back contacted device. The devices are capped with a 220nm p++GaAs
film to promote ohmic contact formation. Because the goal is to demonstrate devices contacted
through Si encapsulation layers, on half of the samples an additional p++ GaAs homoepitaxial
layer, followed by p++ Si caps are grown. This p-type Si/GaAs junction is the low contact
resistance junction described in Chapter 5. Implementation of the Si encapsulation layer does
not affect the quantum well because the Si cap is grown at the same temperature as the laser and
has total growth time of less than 5 minutes. Cross-sectional TEM images of the GaAs/AlGaAs
epitaxial structure (TEM sample preparation courtesy of T. Milakovich) and Si encapsulation
layer are shown in Figure 6.6.
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GaAs quantum QW. Epitaxial growth courtesy of K. Mukherjee.
Oxide stripe lasers are made using the fabrication procedure illustrated in Figure 6.7.
First, carrier confinement is established by etching the (n++ Si and) p++ GaAs layer into stripes.
These photolithography and etching steps set the width, w, of the lasers. Blanket SiO2 is
deposited and stripes are etched in the SiO2 on top of the original semiconductor stripe layers.
For the lasers with Si encapsulation layers, blanket Ni is deposited and annealed to form NiSi.
The unreacted Ni on top of the Si2 2 is removed in a wet etch and then Al contact pads are .
deposited and patterned. For the lasers with traditional III-V contact, TiPtAu metallurgy is e-
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beam evaporated on top of the SiO2 and patterned in a lift-off process. The front-side contacts
are sintered with an RTA to obtain ohmic behavior.
Sio02 S102
(1) (2) (3) (4) (5)
Figure 6.7: Schematic of laser fabrication process for CMOS contact, top, and III-V contact,
bottom, devices. (1) The epitaxially grown devices (2) are patterned to define laser stripes. (3)
SiO2 is used to passivate the devices. (4) Ni is deposited on the Si-capped devices and annealed
to form NiSi. This NiSi is then contacted with Al. TiPtAu is used as the top contact to the II-V
terminated devices. (5) The GaAs substrates are thinned by polishing and blanket NiGeAu is
deposited for the bottom contact. These wafers are then cleaved to form laser bars.
In order to facilitate cleaving and lower series resistances through the bulk GaAs
substrate, the GaAs substrate is polished to a final thickness of approximately 100-150um.
Blanket backside contact is made by depositing NiGeAu using e-beam evaporation and
annealing. Laser bars are then made by cleaving. Thus, the length of the lasers is determined by
said cleaving. An optical microscope image of a laser bar is shown in Figure 6.8.
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LW Top contact pad
Figure 6.8: Optical microscope image of cleaved laser bar, showing top contact pad, as well as
the length, L, and width, w, of the devices.
The laser bars are mounted to a copper heat sink using solder and tested with a home-
built set-up, schematically illustrated in Figure 6.9. Lasers are tested as-cleaved, with no
additional anti-reflective coatings on the facets. The front-side is probed directly with a tungsten
probe tip whereas the backside is contacted through the solder. The devices are tested at room
temperature without additional temperature control. A Melles Griot Model 06DLD203A Diode
Laser Driver provides the input current, I, and Agilent 33250A Function Generator enables
pulsed operation. Output optical signals are collected with a multimode fiber coupled to one of
the laser facets. Laser spectra are determined using an Ocean-Optics HR4000CG-UV-NIR High
Resolution Spectrometer. Because the strong laser intensity quickly saturates the spectrometer,
especially for continuous wave operation, the optical fiber is placed some distance away from the
laser bar to artificially lower the optical signal. Laser power, P, is measured in pulsed mode
using using 2ps pulsewidth and 0.2% duty cycle with a ThorLabs PDA36A Si Amplified
Photodetector and Rigol DS1052E Oscilloscope. The peak intensity of the power is recorded for
each input current.
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Figure 6.9: A schematic of the laser test set-up.
6.4 Comparison of GaAs/AlGaAs Laser with CMOS and III-V Contact
The diode characteristics of GaAs/AlGaAs laser structures with CMOS versus II-V
front-side contact are comparable and are shown in Figure 6.10. The series resistance, R,, of
both types of devices is 4.4+0.2A. Both lase under room temperature continuous wave
operation. The spectra of two lasers, before and after onset of lasing, is shown in Figure 6.11.
This data is collected in pulsed mode to prevent saturating the spectrometer.
157
2;40
30
20,
10]
V (V)
Figure 6.10: I-V characteristic of GaAs/AlGaAs devices with CMOS (solid black) and III-V
(dashed gray) front-side contact. The series resistance for both devices is 4.4±0.29.
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Figure 6.11: Spectra of GaAs/AlGaAs lasers with (a) CMOS contact and (b) III-V contact below
(gray) and above (black) the current threshold required for lasing. Spectra are collected in pulsed
mode with 2 ps pulsewidth and 0.2% duty cycle to prevent saturating the spectrometer.
In order to compare device behavior in the Si and III-V contacted devices, Jh of devices
with similar w are compared. The J-P curves for two devices are shown in Figure 6.12. The
device with CMOS contact has L = 5 1Oum and w = 6.5um whereas the device with III-V contact
has L = 530um and w = 7.6um. The sharp increase in power at around 4500±250 A/cm2 for both
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devices corresponds to Jh and the onset of lasing. Within the variation seen in these laser bars,
there is no discernable difference between 851nm GaAs/AlGaAs lasers that are contacted with
NiSi/p-Si/p-GaAs and those contacted with TiPtAu/p-GaAs.
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Figure 6.12: The current density, J, versus power of GaAs/AlGaAs lasers with (a) CMOS contact
and (b) III-V contact.
6.5 Toward a Fully Integrated Device
We have demonstrated that lasers can be successfully fabricated using NiSi contacts
made through Si encapsulation layers as front-side contacts. By combining this contact
technology with the previously demonstrated SOLES substrates described in Chapter 3, a III-V
laser that is fully integrated with Si processing should be possible. Note that le5 cm 2 -range
TDD is typically required for successful laser integration. A schematic of such a structure is
shown in Figure 6.13.
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Figure 6.13: Schematic of GaAs/A1GaAs laser, fully integrated with Si CMOS, on the SOLES
substrate.
To create a fully integrated laser on Si, the general SOLES process fabrication sequence
described earlier in this work and illustrated in Figure 1.3 can be used. To reiterate: first, CMOS
devices are fabricated on the SOL, then windows are etched down to the II-V template for laser
growth. For laser fabrication, the front-to-back contacts described in Section 6.3 cannot be used
because for devices on SOLES, both the front and back contacts must be accessed from the
front-side of the wafer. The p-type top contact may be made in the fashion described in Section
6.3. The n-type bottom contact, however, must also be accessed from the front-side by etching
through the laser structure. Non-cleaved facets must then be made to extract the optical signal
from the laser.
6.6 Suggestions for Future Work
Though the general components for creation of integrated GaAs/AlGaAs lasers on Si are
in place, a few important details must be considered in more detail. First, the precise structure
for the initial SOLES template must be determined. Options available for backside metallization
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are intimately tied to this structure. In addition, methods of creating mirror facets for gain
amplification without cleaving must be optimized.
For a GaAs device, either GaAs or Ge can be used as a template layer for growth. The
Ge SOLES structure is more established and better understood. However, there may be some
advantages to using a GaAs layer as the template. GaAs templates directly integrated into
SOLES structures prevent the need for I-V on group IV growth in etched windows after CMOS
processing. In addition, the melting point of GaAs (1240*C) potentially extends the allowable
temperature range for processing. The same thermal budget concerns that are present in Ge
SOLES and InP SOLES must also be evaluated for GaAs SOLES.
An optimal backside contact to the III-V devices must also be determined. One possible
method of creating a CMOS-compatible backside contact is to partially etch the laser structure
and epitaxially grow a second Si encapsulation layer for the backside contact. NiSi contacts can
then be made through this Si cap in the same way that contacts are made for front-side contacts.
This method requires an additional regrowth step as part of the III-V device fabrication process,
adding fabrication complexity. The ability of the laser (or other device) structure to withstand
the long growth time required for n-type Si caps must also be understood.
Another possibility for establishing n-type backside contact is to integrate an n+ Si
contact layer into the SOLES substrate, underneath the III-V template, as shown in Figure 6.14.
This n+ Si layer enables CMOS-compatible NiSi metallization to be used for the backside
contact without requiring epitaxial regrowth. It does, however, require the template layer to be
heavily doped. While this SOLES structure with pre-integrated backside contact simplifies the
contact fabrication process, it also introduces the need for additional III-V device isolation steps
(i.e. by etching the doped template and n+ Si layers, ion implantation, or thermal oxidation of the
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Si). CMOS devices are already isolated from the HI-V due to the BOX layer under the Si. In
addition, with n+Si incorporated into the SOLES substrate, any interaction between the n+ Si
layer and the III-V template during the high temperature steps of CMOS fabrication must be
investigated further.
p-type n-type NiSi/SiNiSi/Si/II-V contact
contact
Si~
(a) (b)
Figure 6.14: Schematic of (a) SOLES structure with n+Si contact layer integrated into the
substrate and (b) GaAs/AlGaAs laser, fully integrated with Si CMOS, on this SOLES substrate.
Finally, laser facets must be created without cleaving. Cleaved semiconductor facets
create the best mirror finishes for reflecting photons and enabling optical gain. Cleaved lasers,
however, create only discrete devices. For useful integrated devices, the substrate cannot be
cleaved. Therefore, other processes which give good mirror finishes, such as reactive ion etch,
must be optimized.
6.7 Summary
We have fabricated GaAs/AlGaAs laser structures using CMOS (NiSi/p-Si) and [II-V
(TiPtAu) contacts to p-GaAs as the front-side contact metallurgies. The devices lase at 851nm
and show similar threshold current densities. Within the variability of the devices, there is no
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discernable difference between the laser structures fabricated using NiSi contacts and those
fabricated using traditional HI-V Au contact metallurgies. The successful demonstration of a
NiSi/Si/III-V front-contacted laser validates our contact scheme. With the component modules
developed in this work, (SOLES template for integration, CMOS contacts to III-V, and a device
demonstration) full co-planar monolithic integration of optoelectronic devices with Si CMOS
should be possible.
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Chapter 7. Conclusion
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Integration of III-V compound semiconductor devices with Si CMOS technology has the
potential for creating advanced circuits with new functionality. Monolithic integration enables
III-V devices to be fabricated on the same wafer as their CMOS control circuitry, enhancing both
III-V and CMOS-dominated applications. In this work, we have demonstrated the feasibility of
the SOLES substrate for monolithically integrating III-V devices with Si CMOS.
Ge SOLES and InP SOLES substrates can be fabricated using wafer direct bonding. Two
versions of InP SOLES are demonstrated through bonding of silicon, SOI and InP-on-Si wafers
grown using a two-step growth method. The stringent requirements demanded of SOLES
substrates forces careful design of wafer fabrication procedures and device processing steps. The
allowable processing temperature for a SOLES substrate is ultimately limited by melting of the
III-V template layer. However, with regard to fabrication of CMOS devices on SOLES,
diffusion of the II-V template material up to the Si device layer must also be limited. Thus, the
thermal budget of CMOS processing steps must be designed to avoid melting of and minimize
diffusion of the III-V template material. Thermal budget constraints may affect the choice of
CMOS technology nodes for integration.
A few methods may be implemented to limit diffusion of the III-V template layer. With
a reduced thermal budget process, monolithic integration of InP HBT and Si CMOS transistors
has been demonstrated on Ge SOLES substrates by Liu, et al.2 Because diffusion of the 111-V
template material is strongly affected by defects in the buried silicon dioxide, SOLES fabrication
methods which minimize these defects are desired. Specifically, PECVD Si0 2 should be
minimized or avoided. Further, incorporation of SiN, diffusion barriers has been found to extend
the allowable thermal budget of Ge SOLES wafers. The effect of a similar SiNx diffusion barrier
on InP SOLES should be investigated.
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A method of making ohmic contacts IH-V materials through Si encapsulation layers
using CMOS metal is established. This contact metallization enables processing of Il-V devices
using Si CMOS methods. The NiSi/Si/III-V dual heterojunction has been found to be a viable
structure for this ohmic contact. The NiSi film and NiSi/Si junction are well-understood CMOS
standards and the Si interlayer between the NiSi and III-V film successfully encapsulates the IH-
V material. Subsequent contact resistances can be controlled by understanding the barriers
present at the Si/Ill-V heteroepitaxial growth interface. Using a GaAs/AlGaAs laser, we have
demonstrated that similar device performance can be achieved using a NiSi/Si/GaAs p-type top
contact or a TiPtAu top contact. This provides reasonable confidence that these NiSi/Si/III-V
contacts can be used for other optoelectronic devices as well. NiSi contacts can therefore be
used for both CMOS and III-V devices, enabling parallel processing of the two types of devices.
This work has provided a thorough understanding of fabrication methods for and thermal
budget limitations of the SOLES substrate and has established Si-compatible ohmic contact
metallurgies to HI-V material using CMOS metal. A laser using this CMOS contact has also
been demonstrated. With all of the individual components required for full monolithic
integration of Il-V devices with Si CMOS in place, integrated III-V and Si CMOS circuits
should be possible on SOLES. However, additional work is required to understand how to
extend the SOLES substrate and processing platform to a broad range of applications
The SOLES substrate can be be tailored to suit specific devices through direct
incorporation of other types of III-V template layers. For example, direct integration of GaAs or
GaN may be useful for integration of LEDs on SOLES. TDD requirements for these III-V
devices inform the method of epitaxially growing the III-V template layer on Si. For low (1e5
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cm--range) TDD, compositional grading is required. The best paths for compositional grading
must be vetted and wafer bonding and substrate removal processes confirmed.
The effect of high processing temperatures on each of these new generations of SOLES
substrates should be explored. Because the low film quality of PECVD SiO2 has been found to
be a limiting factor for the current SOLES wafers, it will also be advantageous to explore direct
bonding of thermal oxide to the III-V template layer. This requires development of new methods
of planarizing each of the III-V template films.
In order to acheive the most flexibility in contacting III-V devices through Si cap layers,
it is important to understand the contact resistivity between NiSi/Si and a wide range of III-V
films. Additional experiments to this end might include exploring the heterojunction band
alignment between phosphide or nitride films. Incorporation of nitride devices in SOLES in
particular may pose new and exciting challenges due to its wurtzite crystal structure, higher
lattice mismatch to Si, and higher epitaxial growth temperature. Finally, for all of these III-V
devices, processing methods which use standard Si CMOS modules and minimize exposure of
the III-V layers in Si facilities must be devised in order to seamlessly integrate the two materials
platforms.
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